17900120. BALANCING PERFORMANCE BETWEEN INTERFACE PORTS IN A MEMORY SUB-SYSTEM simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

BALANCING PERFORMANCE BETWEEN INTERFACE PORTS IN A MEMORY SUB-SYSTEM

Organization Name

Micron Technology, Inc.

Inventor(s)

Raja V.S. Halaharivi of Gilroy CA (US)

Prateek Sharma of San Jose CA (US)

BALANCING PERFORMANCE BETWEEN INTERFACE PORTS IN A MEMORY SUB-SYSTEM - A simplified explanation of the abstract

This abstract first appeared for US patent application 17900120 titled 'BALANCING PERFORMANCE BETWEEN INTERFACE PORTS IN A MEMORY SUB-SYSTEM

Simplified Explanation

The system described in the patent application includes a memory device, a first interface port, a second interface port, and a processing device. The processing device is responsible for detecting triggering events associated with the first interface port, sending interrupt messages to a firmware component of the memory device upon detecting a triggering event, receiving configuration settings from the firmware component based on the interrupt message, and allocating resources to the first interface port according to the configuration setting.

  • The system includes a memory device, first and second interface ports, and a processing device.
  • The processing device detects triggering events from the first interface port.
  • Upon detecting a triggering event, the processing device sends an interrupt message to a firmware component of the memory device.
  • The processing device receives configuration settings from the firmware component based on the interrupt message.
  • Resources are allocated to the first interface port by the processing device according to the configuration setting.
      1. Potential Applications
  • This technology could be used in data storage systems to efficiently allocate resources based on specific events or triggers.
  • It could be implemented in networking devices to optimize resource allocation and improve overall performance.
      1. Problems Solved
  • Efficient resource allocation based on specific events or triggers.
  • Improved system performance by dynamically allocating resources as needed.
      1. Benefits
  • Enhanced system efficiency and performance.
  • Flexibility in resource allocation based on real-time events.
  • Improved overall system reliability and responsiveness.


Original Abstract Submitted

A system includes a memory device, a first interface port and a second interface port operatively coupled with the memory device, and a processing device, operatively coupled with the memory device, to perform operations including: detecting a triggering event associated with the first interface port; responsive to detecting the triggering event, sending an interrupt message to a firmware component of the memory device; receiving, from the firmware component, a configuration setting based on the interrupt message; and allocating, by the processing device, one or more resources to the first interface port according to the configuration setting.

Retrieved from "http://wikipatents.org/index.php?title=17900120._BALANCING_PERFORMANCE_BETWEEN_INTERFACE_PORTS_IN_A_MEMORY_SUB-SYSTEM_simplified_abstract_(Micron_Technology,_Inc.)&oldid=36213"