17817717. ROW ORTHOGONALITY IN LDPC RATE COMPATIBLE DESIGN simplified abstract (QUALCOMM Incorporated)

From WikiPatents
Jump to navigation Jump to search

ROW ORTHOGONALITY IN LDPC RATE COMPATIBLE DESIGN

Organization Name

QUALCOMM Incorporated

Inventor(s)

Thomas Richardson of South Orange NJ (US)

ROW ORTHOGONALITY IN LDPC RATE COMPATIBLE DESIGN - A simplified explanation of the abstract

This abstract first appeared for US patent application 17817717 titled 'ROW ORTHOGONALITY IN LDPC RATE COMPATIBLE DESIGN

Simplified Explanation

The patent application is about methods and apparatus for decoding low-density parity check (LDPC) codes using a parity check matrix with full row-orthogonality. LDPC codes are used for error correction in data transmission.

  • The method involves receiving soft bits associated with an LDPC codeword and performing LDPC decoding using a parity check matrix.
  • The parity check matrix is designed to have full row-orthogonality, which means that each pair of consecutive rows below a certain row have row orthogonality.
  • The parity check matrix is constructed in such a way that each row corresponds to a lifted parity check of a lifted LDPC code.
  • At least two columns of the parity check matrix correspond to punctured variable nodes of the lifted LDPC code.
  • The row orthogonality between consecutive rows below the row to which the punctured variable nodes are connected helps improve the decoding performance.

Potential applications of this technology:

  • Error correction in data transmission: LDPC codes are widely used in various communication systems to ensure reliable data transmission.
  • Wireless communication: LDPC decoding can be used in wireless communication systems to improve the quality and reliability of data transmission.
  • Storage systems: LDPC decoding can be applied in storage systems, such as hard drives or solid-state drives, to enhance data integrity and error correction capabilities.

Problems solved by this technology:

  • Improved decoding performance: The use of a parity check matrix with full row-orthogonality helps enhance the decoding performance of LDPC codes.
  • Efficient error correction: LDPC decoding with a well-designed parity check matrix can effectively correct errors in data transmission, leading to improved data integrity.

Benefits of this technology:

  • Enhanced reliability: By using LDPC decoding with a full row-orthogonality parity check matrix, the reliability of data transmission can be significantly improved.
  • Improved efficiency: The use of LDPC codes and the proposed decoding method can lead to more efficient error correction, reducing the need for retransmissions and improving overall system efficiency.
  • Versatility: LDPC codes and decoding methods can be applied in various communication systems and storage systems, providing a versatile solution for error correction.


Original Abstract Submitted

Certain aspects of the present disclosure generally relate to methods and apparatus for decoding low-density parity check (LDPC) codes, for example, using a parity check matrix having full row-orthogonality. An exemplary method for performing low-density parity-check (LDPC) decoding includes receiving soft bits associated to an LDPC codeword and performing LDPC decoding of the soft bits using a parity check matrix, wherein each row of the parity check matrix corresponds to a lifted parity check of a lifted LDPC code, at least two columns of the parity check matrix correspond to punctured variable nodes of the lifted LDPC code, and the parity check matrix has row orthogonality between each pair of consecutive rows that are below a row to which the at least two punctured variable nodes are both connected.

Retrieved from "http://wikipatents.org/index.php?title=17817717._ROW_ORTHOGONALITY_IN_LDPC_RATE_COMPATIBLE_DESIGN_simplified_abstract_(QUALCOMM_Incorporated)&oldid=19836"