18651590. MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION

Organization Name

Micron Technology, Inc.

Inventor(s)

Kishore Kumar Muchherla of Fremont CA (US)

Lakshmi Kalpana Vakati of San Jose CA (US)

Dave Scott Ebsen of Minnetonka MN (US)

Peter Feeley of Boise ID (US)

Sanjay Subbarao of Irvine CA (US)

Vivek Shivhare of Milpitas CA (US)

Jiangli Zhu of San Jose CA (US)

Fangfang Zhu of San Jose CA (US)

Akira Goda of Tokyo (JP)

MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION - A simplified explanation of the abstract

This abstract first appeared for US patent application 18651590 titled 'MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION

The abstract of the patent application describes a method for storing user data in memory using temporary parity data and multiple programming passes.

  • User data is received and directed to specific blocks in memory.
  • Temporary parity data is generated using the user data portions and stored in a buffer.
  • The blocks are programmed with two passes, and user data portions are invalidated after the second pass.
  • The temporary parity data is maintained in the buffer until the second programming pass is completed.

Potential Applications: - Data storage systems - Memory management in electronic devices - Error correction in data storage

Problems Solved: - Efficient storage of user data in memory - Improved data integrity and reliability - Streamlined programming processes for memory blocks

Benefits: - Enhanced data protection - Increased efficiency in memory operations - Reduced risk of data corruption

Commercial Applications: The technology could be applied in various industries such as consumer electronics, data centers, and cloud computing services to improve data storage and management processes.

Questions about the technology: 1. How does the use of temporary parity data improve data storage efficiency? 2. What are the potential implications of using multiple programming passes for memory blocks?


Original Abstract Submitted

Methods, systems, and apparatuses include receiving a write command including user data. The write command is directed to a portion of memory including a first and second block and a first and second user data portion are directed to the first and second block. Temporary parity data is generated using the first and second user data portions. The temporary parity data and the first and second user data portions are stored in a buffer. Portions of the first and second block are programmed with two programming passes. The first and second user data portions in the buffer are invalidated in response to a completion of the second programming pass of the portions of the first and second blocks. The temporary parity data is maintained in the buffer until a second programming pass of the first and second block.