Jump to content

20250185317. Nanoribbon Thick Gate Device (Intel)

From WikiPatents
Revision as of 04:58, 11 June 2025 by Wikipatents (talk | contribs) (Automated patent report)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

NANORIBBON THICK GATE DEVICES WITH DIFFERENTIAL RIBBON SPACING AND WIDTH FOR SOC APPLICATIONS

Abstract: embodiments disclosed herein include nanowire and nanoribbon devices with non-uniform dielectric thicknesses. in an embodiment, the semiconductor device comprises a substrate and a plurality of first semiconductor layers in a vertical stack over the substrate. the first semiconductor layers may have a first spacing. in an embodiment, a first dielectric surrounds each of the first semiconductor layers, and the first dielectric has a first thickness. the semiconductor device may further comprise a plurality of second semiconductor layers in a vertical stack over the substrate, where the second semiconductor layers have a second spacing that is greater than the first spacing. in an embodiment a second dielectric surrounds each of the second semiconductor layers, and the second dielectric has a second thickness that is greater than the first thickness.

Inventor(s): Tanuj TRIVEDI, Rahul RAMASWAMY, Jeong Dong KIM, Ting CHANG, Walid M. HAFEZ, Babak FALLAHAZAD, Hsu-Yu CHANG, Nidhi NIDHI

CPC Classification: H10D62/121 (No explanation available)

Search for rejections for patent application number 20250185317


Cookies help us deliver our services. By using our services, you agree to our use of cookies.