18492138. Dynamic Virtual Channel Allocation for Time Sensitive Networking Bus simplified abstract (Micron Technology, Inc.)

From WikiPatents
Revision as of 07:43, 24 May 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Dynamic Virtual Channel Allocation for Time Sensitive Networking Bus

Organization Name

Micron Technology, Inc.

Inventor(s)

Poorna Kale of Folsom CA (US)

Saideep Tiku of Folsom CA (US)

Wilbert Justino C. Florentino of San Jose CA (US)

Dynamic Virtual Channel Allocation for Time Sensitive Networking Bus - A simplified explanation of the abstract

This abstract first appeared for US patent application 18492138 titled 'Dynamic Virtual Channel Allocation for Time Sensitive Networking Bus

Simplified Explanation

The abstract describes a computing system with components, memory devices, physical connections forming a bus, and a network manager allocating virtual channels for deterministic timing access to memory and storage services.

  • Components perform computing tasks
  • Memory devices provide memory and storage services
  • Physical connections form a bus for accessing memory and storage
  • Network manager allocates virtual channels for deterministic timing access

Potential Applications

This technology could be applied in:

  • High-performance computing systems
  • Real-time data processing applications
  • Embedded systems requiring deterministic memory access

Problems Solved

This technology addresses issues such as:

  • Ensuring timely access to memory and storage
  • Optimizing data transfer speeds within the system
  • Managing resource allocation efficiently

Benefits

The benefits of this technology include:

  • Improved system performance
  • Enhanced reliability in data processing
  • Streamlined memory access for computing tasks

Potential Commercial Applications

The potential commercial applications of this technology could include:

  • Data centers
  • Autonomous vehicles
  • Industrial automation systems

Possible Prior Art

One possible prior art for this technology could be:

  • Network-on-Chip (NoC) architectures for interconnecting components in a computing system

Unanswered Questions

How does this technology compare to existing memory management systems?

This article does not provide a direct comparison with existing memory management systems, leaving the reader to wonder about the specific advantages and differences.

What impact could this technology have on energy efficiency in computing systems?

The article does not address the potential impact of this technology on energy efficiency, leaving a gap in understanding its overall sustainability benefits.


Original Abstract Submitted

A computing system, having: a plurality of components operable to perform computing tasks; a plurality of memory devices operable to provide memory and storage services to the computing tasks; a network of physical connections configured between the components and the memory devices to form a bus for the computing tasks to access the memory and storage services; and a network manager configured to allocate virtual channels, through the bus, for the computing tasks to access the memory and storage services with deterministic timing.