18508479. STORAGE DEVICE AND STORAGE SYSTEM INCLUDING THE SAME simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)

From WikiPatents
Revision as of 23:40, 16 March 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

STORAGE DEVICE AND STORAGE SYSTEM INCLUDING THE SAME

Organization Name

SAMSUNG ELECTRONICS CO., LTD.

Inventor(s)

Kwanwoo Noh of Seoul (KR)

Sungho Seo of Suwon-si (KR)

Yongwoo Jeong of Seoul (KR)

Dongwoo Nam of Seongnam-si (KR)

Myungsub Shin of Suwon-si (KR)

Hyunkyu Jang of Hwaseong-si (KR)

STORAGE DEVICE AND STORAGE SYSTEM INCLUDING THE SAME - A simplified explanation of the abstract

This abstract first appeared for US patent application 18508479 titled 'STORAGE DEVICE AND STORAGE SYSTEM INCLUDING THE SAME

Simplified Explanation

The abstract describes a storage device with a reference clock pin that receives a clock signal from a host, circuitry that determines the clock frequency, and a controller that enables high-speed communication between the host and the storage device based on the clock frequency.

  • Reference clock pin receives clock signal from host
  • Circuitry determines clock frequency from signal
  • Controller enables high-speed mode link startup based on clock frequency

Potential Applications

  • High-speed data transfer in storage devices
  • Improved performance in storage systems

Problems Solved

  • Slow data transfer rates
  • Inefficient communication between host and storage device

Benefits

  • Faster data transfer speeds
  • Enhanced overall system performance


Original Abstract Submitted

A storage device and a storage system including the same are provided. The storage device includes a reference clock pin configured to receive a reference clock signal from a host, a reference clock frequency determination circuitry configured to determine a reference clock frequency from the reference clock signal received through the reference clock pin, and a device controller circuitry configured to perform a high speed mode link startup between the host and the storage device according to the reference clock frequency.