18339447. INTEGRATED CIRCUITS (IC) CHIPS INCLUDING THROTTLE REQUEST ACCUMULATE CIRCUITS FOR CONTROLLING POWER CONSUMED IN PROCESSING CIRCUITS AND RELATED METHODS (QUALCOMM Incorporated)

From WikiPatents
Revision as of 03:10, 30 December 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

INTEGRATED CIRCUITS (IC) CHIPS INCLUDING THROTTLE REQUEST ACCUMULATE CIRCUITS FOR CONTROLLING POWER CONSUMED IN PROCESSING CIRCUITS AND RELATED METHODS

Organization Name

QUALCOMM Incorporated

Inventor(s)

Sagar Koorapati of Austin TX (US)

Vinod Chamarty of Campbell CA (US)

Gaurav Sanjeev Kirtane of Union City CA (US)

Pushkin Raj Pari of Bangalore (IN)

Nitin Makhija of San Jose CA (US)

Alon Naveh of Corte Madera CA (US)

INTEGRATED CIRCUITS (IC) CHIPS INCLUDING THROTTLE REQUEST ACCUMULATE CIRCUITS FOR CONTROLLING POWER CONSUMED IN PROCESSING CIRCUITS AND RELATED METHODS

This abstract first appeared for US patent application 18339447 titled 'INTEGRATED CIRCUITS (IC) CHIPS INCLUDING THROTTLE REQUEST ACCUMULATE CIRCUITS FOR CONTROLLING POWER CONSUMED IN PROCESSING CIRCUITS AND RELATED METHODS



Original Abstract Submitted

The processor-based system includes a throttle request accumulate circuit to receive throttle requests, determine a highest or most aggressive throttle value among the throttle requests, and generate a throttle control signal configured to throttle activity in the plurality of processing circuits. Throttle requests have throttle values corresponding to a reduction in activity in at least a portion of the plurality of processing circuits and may correspond to a particular number of cycles of reduced activity in a window of cycles. In addition to reducing response time to local events or conditions compared to waiting for a hierarchical response, the throttle request accumulate circuit accumulates throttle requests from all circuits that adjust or throttle activity in the plurality of processing circuits, and ensures that the net effective throttle controlling activity in the processing circuits at any given time is based on the highest throttle value of those accumulated throttle requests.