18339436. MERGING OF POWER EVENTS RELATED TO ESTIMATED POWER CONSUMPTION OF DIFFERENT DEVICES IN A HIERARCHICAL POWER MANAGEMENT SYSTEM IN AN INTEGRATED CIRCUIT (IC) CHIP TO PERFORM POWER THROTTLING (QUALCOMM Incorporated)
MERGING OF POWER EVENTS RELATED TO ESTIMATED POWER CONSUMPTION OF DIFFERENT DEVICES IN A HIERARCHICAL POWER MANAGEMENT SYSTEM IN AN INTEGRATED CIRCUIT (IC) CHIP TO PERFORM POWER THROTTLING
Organization Name
Inventor(s)
Sagar Koorapati of Austin TX (US)
Alon Naveh of Corte Madera CA (US)
MERGING OF POWER EVENTS RELATED TO ESTIMATED POWER CONSUMPTION OF DIFFERENT DEVICES IN A HIERARCHICAL POWER MANAGEMENT SYSTEM IN AN INTEGRATED CIRCUIT (IC) CHIP TO PERFORM POWER THROTTLING
This abstract first appeared for US patent application 18339436 titled 'MERGING OF POWER EVENTS RELATED TO ESTIMATED POWER CONSUMPTION OF DIFFERENT DEVICES IN A HIERARCHICAL POWER MANAGEMENT SYSTEM IN AN INTEGRATED CIRCUIT (IC) CHIP TO PERFORM POWER THROTTLING
Original Abstract Submitted
Hierarchical power estimation and throttling in a processor-based system in an integrated circuit (IC) chip, and related power management and power throttling methods are disclosed. The IC chip includes a processor as well integrated supporting processing devices for the processor. The hierarchical power management system controls power consumption of devices in the IC chip to achieve the desired performance in the processor-based system based on activity power events generated from local activity monitoring of devices in the IC chip. The hierarchical power management system includes a centralized power estimation and limiting (PEL) circuit that is configured to track and merge received power throttle recommendations associated with related activity power events for monitored processing devices to generate one or more power limiting management responses to throttle power consumption of related devices that may be contributing to excess power consumption.
