Intel corporation (20240427728). PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE TO MEMORY DATA WIDER THAN A NATIVELY SUPPORTED DATA WIDTH

From WikiPatents
Revision as of 14:36, 29 December 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE TO MEMORY DATA WIDER THAN A NATIVELY SUPPORTED DATA WIDTH

Organization Name

intel corporation

Inventor(s)

Vedvyas Shanbhogue of Austin TX (US)

Stephen J. Robinson of Austin TX (US)

Christopher D. Bryant of Austin TX (US)

Jason W. Brandt of Austin TX (US)

PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE TO MEMORY DATA WIDER THAN A NATIVELY SUPPORTED DATA WIDTH

This abstract first appeared for US patent application 20240427728 titled 'PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE TO MEMORY DATA WIDER THAN A NATIVELY SUPPORTED DATA WIDTH



Original Abstract Submitted

a processor includes a widest set of data registers that corresponds to a given logical processor. each of the data registers of the widest set have a first width in bits. a decode unit that corresponds to the given logical processor is to decode instructions that specify the data registers of the widest set, and is to decode an atomic store to memory instruction. the atomic store to memory instruction is to indicate data that is to have a second width in bits that is wider than the first width in bits. the atomic store to memory instruction is to indicate memory address information associated with a memory location. an execution unit is coupled with the decode unit. the execution unit, in response to the atomic store to memory instruction, is to atomically store the indicated data to the memory location.