Samsung electronics co., ltd. (20240320410). INTEGRATED CIRCUIT AND OPERATING METHOD THEREOF simplified abstract

From WikiPatents
Revision as of 05:15, 27 September 2024 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

INTEGRATED CIRCUIT AND OPERATING METHOD THEREOF

Organization Name

samsung electronics co., ltd.

Inventor(s)

MOONGYUNG Kim of SUWON-SI (KR)

YOUNGSIK Eom of SUWON-SI (KR)

EUIYEON Won of SUWON-SI (KR)

ARA Cho of SUWON-SI (KR)

DONGHYEON Ham of SUWON-SI (KR)

INTEGRATED CIRCUIT AND OPERATING METHOD THEREOF - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240320410 titled 'INTEGRATED CIRCUIT AND OPERATING METHOD THEREOF

The abstract describes an integrated circuit that includes combinational logic circuits, a scan chain circuit, and control circuitry. The scan chain circuit stores output values of the combinational logic circuits and provides them in synchronization with different clock signals. The control circuitry receives these output values as input values and provides them to the scan chain circuit.

  • The integrated circuit includes combinational logic circuits, a scan chain circuit, and control circuitry.
  • The scan chain circuit stores output values of the combinational logic circuits and provides them in synchronization with different clock signals.
  • The control circuitry receives the output values as input values and provides them to the scan chain circuit.
  • The sequential logic circuits in the scan chain circuit store input values at specific time points.
  • The input values stored are the same as the output values provided by the combinational logic circuits.

Potential Applications: - This technology can be used in various digital systems requiring efficient storage and synchronization of output values. - It can be applied in microprocessors, digital signal processors, and other complex digital circuits.

Problems Solved: - Provides a method for storing and synchronizing output values in an integrated circuit. - Ensures the input values provided to the scan chain circuit are accurate and synchronized.

Benefits: - Improved efficiency in storing and providing output values. - Enhanced synchronization between different clock signals. - Reliable operation of digital systems utilizing this technology.

Commercial Applications: Title: Advanced Integrated Circuit Technology for Digital Systems This technology can be commercially used in the development of high-performance digital systems, such as microprocessors, digital signal processors, and other complex digital circuits. It can enhance the efficiency and reliability of these systems, leading to improved overall performance in various applications.

Questions about Integrated Circuit Technology: 1. How does the scan chain circuit ensure synchronization between different clock signals? The scan chain circuit in the integrated circuit is designed to store output values from the combinational logic circuits and provide them in synchronization with specific clock signals. This ensures that the input values provided to the scan chain circuit are accurate and synchronized, enhancing the overall performance of the digital system.

2. What are the potential applications of this integrated circuit technology? The integrated circuit technology described in the abstract can be applied in various digital systems requiring efficient storage and synchronization of output values. It can be used in microprocessors, digital signal processors, and other complex digital circuits to improve efficiency and reliability.


Original Abstract Submitted

an integrated circuit includes a plurality of combinational logic circuits, a scan chain circuit including a plurality of sequential logic circuits configured to store output values of the plurality of combinational logic circuits in synchronization with a first clock signal and sequentially provide first output values stored at a first time point in synchronization with a second clock signal, and control circuitry configured to receive the first output values as input values and sequentially provide the input values to the scan chain circuit. the plurality of sequential logic circuits are configured to store first input values at a second time point passed occurring when a first cycle of the second clock signal passes. the first input values are the same as the first output values.