New pages
Jump to navigation
Jump to search
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 05:50, 25 October 2024 Intel corporation (20240355749). DISAGGREGATED PACKAGE SUBSTRATES WITH GLASS CORES simplified abstract (hist) [3,359 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:50, 25 October 2024 Intel corporation (20240355745). POWER DELIVERY FOR EMBEDDED BRIDGE DIE UTILIZING TRENCH STRUCTURES simplified abstract (hist) [3,331 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:50, 25 October 2024 Intel corporation (20240355725). POWER DELIVERY STRUCTURES simplified abstract (hist) [4,472 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:50, 25 October 2024 Intel corporation (20240355697). PACKAGE FORMATION METHODS INCLUDING COUPLING A MOLDED ROUTING LAYER TO AN INTEGRATED ROUTING LAYER simplified abstract (hist) [3,580 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:50, 25 October 2024 Intel corporation (20240355682). EXTENSION OF NANOCOMB TRANSISTOR ARRANGEMENTS TO IMPLEMENT GATE ALL AROUND simplified abstract (hist) [4,287 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355641). HIGH DENSITY ORGANIC INTERCONNECT STRUCTURES simplified abstract (hist) [3,783 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355306). METHODS, SYSTEMS, ARTICLES OF MANUFACTURE AND APPARATUS TO REDUCE DYNAMIC REFRESH RATE POWER CONSUMPTION simplified abstract (hist) [4,347 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355111). DYNAMIC LAYER PARTITIONING FOR INCREMENTAL TRAINING OF NEURAL RADIANCE FIELDS simplified abstract (hist) [3,595 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355047). THREE DIMENSIONAL GAUSSIAN SPLATTING INITIALIZATION BASED ON TRAINED NEURAL RADIANCE FIELD REPRESENTATIONS simplified abstract (hist) [4,331 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355038). OCCUPANCY GRIDS FOR NEURAL RADIANCE FIELDS simplified abstract (hist) [3,381 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240355032). GRAPHICS SYSTEM WITH ADDITIONAL CONTEXT simplified abstract (hist) [5,347 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354889). HEMISPHERE CUBE MAP PROJECTION FORMAT IN IMAGING ENVIRONMENTS simplified abstract (hist) [3,815 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354886). UNIFIED MEMORY COMPRESSION MECHANISM simplified abstract (hist) [3,691 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354654). ARTIFICIAL INTELLIGENCE/MACHINE LEARNING TRAINING SERVICES IN NON-REAL TIME RADIO ACCESS NETWORK INTELLIGENT CONTROLLER simplified abstract (hist) [3,674 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354559). TOOL FOR FACILITATING EFFICIENCY IN MACHINE LEARNING simplified abstract (hist) [4,474 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354367). INTERLEAVED DATA LOADING SYSTEM TO OVERLAP COMPUTATION AND DATA STORING FOR OPERATIONS simplified abstract (hist) [2,952 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354211). APPARATUS, SYSTEM, AND METHOD OF DEBUGGING simplified abstract (hist) [3,092 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:49, 25 October 2024 Intel corporation (20240354209). PERSISTENT DATA STRUCTURE TO TRACK AND MANAGE SSD DEFECTS simplified abstract (hist) [3,932 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:48, 25 October 2024 Intel corporation (20240354190). TECHNIQUES TO USE A MEMORY TAG FOR IN-LINE OR IN-BAND ERROR CORRECTION CODE MEMORY simplified abstract (hist) [3,462 bytes] Wikipatents (talk | contribs) (Creating a new page)
- 05:48, 25 October 2024 Intel corporation (20240354162). GRAPH ORCHESTRATOR FOR NEURAL NETWORK EXECUTION simplified abstract (hist) [4,026 bytes] Wikipatents (talk | contribs) (Creating a new page)
