Cite This Page

Jump to navigation Jump to search

Bibliographic details for US Patent Application 17965551. 3D-STACKED SEMICONDUCTOR DEVICE HAVING DIFFERENT CHANNEL LAYER INTERVALS AT LOWER NANOSHEET TRANSISTOR AND UPPER NANOSHEET TRANSISTOR simplified abstract