The following pages link to US Patent Application 18223981. TECHNIQUES AND CONFIGURATIONS TO REDUCE TRANSISTOR GATE SHORT DEFECTS simplified abstract: