Difference between revisions of "Category:Min-Soo KIM"
Jump to navigation
Jump to search
Wikipatents (talk | contribs) (Updating Category:Min-Soo_KIM) |
Wikipatents (talk | contribs) (Updating Category:Min-Soo_KIM) |
||
| Line 2: | Line 2: | ||
=== Executive Summary === | === Executive Summary === | ||
| − | Min-Soo KIM is an inventor who has filed 4 patents. Their primary areas of innovation include | + | Min-Soo KIM is an inventor who has filed 4 patents. Their primary areas of innovation include Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition (2 patents), Processor architectures; Processor configuration, e.g. pipelining (1 patents), Memory management (1 patents), and they have worked with companies such as KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY (3 patents), Korea Advanced Institute of Science and Technology (1 patents). Their most frequent collaborators include [[Category:Donghyoung HAN|Donghyoung HAN]] (4 collaborations), [[Category:Seyeon OH|Seyeon OH]] (3 collaborations), [[Category:Inju NA|Inju NA]] (3 collaborations). |
=== Patent Filing Activity === | === Patent Filing Activity === | ||
| Line 11: | Line 11: | ||
==== List of Technology Areas ==== | ==== List of Technology Areas ==== | ||
| − | * [[:Category:CPC_G06F17/16|G06F17/16]] ( | + | * [[:Category:CPC_G06F17/16|G06F17/16]] (Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition): 2 patents |
| − | * [[:Category:CPC_G06T1/20|G06T1/20]] ( | + | * [[:Category:CPC_G06T1/20|G06T1/20]] (Processor architectures; Processor configuration, e.g. pipelining): 1 patents |
| − | * [[:Category:CPC_G06T1/60|G06T1/60]] ( | + | * [[:Category:CPC_G06T1/60|G06T1/60]] (Memory management): 1 patents |
| − | * [[:Category:CPC_H03M7/3064|H03M7/3064]] ( | + | * [[:Category:CPC_H03M7/3064|H03M7/3064]] (Compression (speech analysis-synthesis for redundancy reduction): 1 patents |
| − | * [[:Category:CPC_H03M7/3066|H03M7/3066]] ( | + | * [[:Category:CPC_H03M7/3066|H03M7/3066]] (Compression (speech analysis-synthesis for redundancy reduction): 1 patents |
=== Companies === | === Companies === | ||
Latest revision as of 17:39, 18 July 2024
Contents
Min-Soo KIM
Executive Summary
Min-Soo KIM is an inventor who has filed 4 patents. Their primary areas of innovation include Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition (2 patents), Processor architectures; Processor configuration, e.g. pipelining (1 patents), Memory management (1 patents), and they have worked with companies such as KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY (3 patents), Korea Advanced Institute of Science and Technology (1 patents). Their most frequent collaborators include (4 collaborations), (3 collaborations), (3 collaborations).
Patent Filing Activity
Technology Areas
List of Technology Areas
- G06F17/16 (Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition): 2 patents
- G06T1/20 (Processor architectures; Processor configuration, e.g. pipelining): 1 patents
- G06T1/60 (Memory management): 1 patents
- H03M7/3064 (Compression (speech analysis-synthesis for redundancy reduction): 1 patents
- H03M7/3066 (Compression (speech analysis-synthesis for redundancy reduction): 1 patents
Companies
List of Companies
- KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY: 3 patents
- Korea Advanced Institute of Science and Technology: 1 patents
Collaborators
- Donghyoung HAN (4 collaborations)
- Seyeon OH (3 collaborations)
- Inju NA (3 collaborations)
- Sungwoo PARK (2 collaborations)
- Heeyong YOON (1 collaborations)
Subcategories
This category has the following 4 subcategories, out of 4 total.
