Apple inc. (20250013576). System Control Using Sparse Data: Difference between revisions
Creating a new page |
Creating a new page |
||
Line 11: | Line 11: | ||
==Inventor(s)== | ==Inventor(s)== | ||
[[:Category:Michael R. Seningen of Austin TX | [[:Category:Michael R. Seningen of Austin TX US|Michael R. Seningen of Austin TX US]][[Category:Michael R. Seningen of Austin TX US]] | ||
[[:Category:Ben D. Jarrett of Austin TX | [[:Category:Ben D. Jarrett of Austin TX US|Ben D. Jarrett of Austin TX US]][[Category:Ben D. Jarrett of Austin TX US]] | ||
[[:Category:Edward M. Mccombs of Austin TX | [[:Category:Edward M. Mccombs of Austin TX US|Edward M. Mccombs of Austin TX US]][[Category:Edward M. Mccombs of Austin TX US]] | ||
[[:Category:Greg M. Hess of Mountain View CA | [[:Category:Greg M. Hess of Mountain View CA US|Greg M. Hess of Mountain View CA US]][[Category:Greg M. Hess of Mountain View CA US]] | ||
==System Control Using Sparse Data== | ==System Control Using Sparse Data== | ||
Line 23: | Line 23: | ||
This abstract first appeared for US patent application 20250013576 titled 'System Control Using Sparse Data | This abstract first appeared for US patent application 20250013576 titled 'System Control Using Sparse Data | ||
==Original Abstract Submitted== | ==Original Abstract Submitted== |
Latest revision as of 08:23, 25 March 2025
System Control Using Sparse Data
Organization Name
Inventor(s)
Michael R. Seningen of Austin TX US
Ben D. Jarrett of Austin TX US
Edward M. Mccombs of Austin TX US
Greg M. Hess of Mountain View CA US
System Control Using Sparse Data
This abstract first appeared for US patent application 20250013576 titled 'System Control Using Sparse Data
Original Abstract Submitted
a method and apparatus for storing and accessing sparse data is disclosed. a sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. the sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. in response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.
(Ad) Transform your business with AI in minutes, not months
Trusted by 1,000+ companies worldwide