Information for "17895393. METHOD AND SYSTEM FOR LOW NOISE SUB-SAMPLING PHASE LOCK LOOP (PLL) ARCHITECTURE WITH AUTOMATIC DYNAMIC FREQUENCY ACQUISITION simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)"
Jump to navigation
Jump to search
View the protection log for this page.
Basic information
| Display title | 17895393. METHOD AND SYSTEM FOR LOW NOISE SUB-SAMPLING PHASE LOCK LOOP (PLL) ARCHITECTURE WITH AUTOMATIC DYNAMIC FREQUENCY ACQUISITION simplified abstract (SAMSUNG ELECTRONICS CO., LTD.) |
| Default sort key | 17895393. METHOD AND SYSTEM FOR LOW NOISE SUB-SAMPLING PHASE LOCK LOOP (PLL) ARCHITECTURE WITH AUTOMATIC DYNAMIC FREQUENCY ACQUISITION simplified abstract (SAMSUNG ELECTRONICS CO., LTD.) |
| Page length (in bytes) | 4,304 |
| Page ID | 21423 |
| Page content language | en - English |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | Wikipatents (talk | contribs) |
| Date of page creation | 11:13, 5 January 2024 |
| Latest editor | Wikipatents (talk | contribs) |
| Date of latest edit | 11:13, 5 January 2024 |
| Total number of edits | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
