View source for Apple inc. (20250132244). INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY

<!-- JSON-LD markup for search engines:
{"@context":"https://schema.org","@type":"TechArticle","headline":"INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY","name":"INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY","description":"the present disclosure describes a semiconductor structure that is resistant to induced eddy currents. the semiconductor device includes a substrate, a device layer having electronic devices on the su...","datePublished":"April 24th, 2025","mainEntity":{"@type":"Patent","identifier":"20250132244","name":"INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY","abstract":"the present disclosure describes a semiconductor structure that is resistant to induced eddy currents. the semiconductor device includes a substrate, a device layer having electronic devices on the substrate, and a metallization layer above the device layer. the first metallization layer includes first and second terminal traces, a switch, and capacitors. a first terminal of a capacitor of the capacitors is coupled to the first terminal trace via the switch. a second terminal of the capacitor is coupled to the second terminal trace. the first and second terminal traces are disposed along the same side of the capacitors.","applicationNumber":"20250132244","datePublished":"April 24th, 2025","inventor":[{"@type":"Person","name":"Bo YU"},{"@type":"Person","name":"Haitao Cheng"},{"@type":"Person","name":"Zhongning Liu"},{"@type":"Person","name":"Zhang Jin"}],"applicant":{"@type":"Organization","name":"apple inc."},"additionalProperty":[{"@type":"PropertyValue","name":"IPC Classification","value":"H01L23/522"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01G4/40"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L27/01"},{"@type":"PropertyValue","name":"CPC Classification","value":"H01L23/5223"}]}}
-->

=INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY=


==Organization Name==

[[:Category:apple inc.|apple inc.]]


[[Category:apple inc.]]

==Inventor(s)==

[[:Category:Bo Yu of San Diego CA US|Bo Yu of San Diego CA US]][[Category:Bo Yu of San Diego CA US]]

[[:Category:Haitao Cheng of San Jose CA US|Haitao Cheng of San Jose CA US]][[Category:Haitao Cheng of San Jose CA US]]

[[:Category:Zhongning Liu of San Diego CA US|Zhongning Liu of San Diego CA US]][[Category:Zhongning Liu of San Diego CA US]]

[[:Category:Zhang Jin of San Diego CA US|Zhang Jin of San Diego CA US]][[Category:Zhang Jin of San Diego CA US]]

==INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY==


This abstract first appeared for US patent application 20250132244 titled 'INTEGRATED CIRCUIT WITH TUNABLE CAPACITOR ARRAY

==Original Abstract Submitted==

the present disclosure describes a semiconductor structure that is resistant to induced eddy currents. the semiconductor device includes a substrate, a device layer having electronic devices on the substrate, and a metallization layer above the device layer. the first metallization layer includes first and second terminal traces, a switch, and capacitors. a first terminal of a capacitor of the capacitors is coupled to the first terminal trace via the switch. a second terminal of the capacitor is coupled to the second terminal trace. the first and second terminal traces are disposed along the same side of the capacitors.



[[Category:H01L23/522]]
[[Category:H01G4/40]]
[[Category:H01L27/01]]
[[Category:CPC_H01L23/5223]]