View source for 19014659. Array Substrate (BOE Technology Group Co., Ltd.)

<!-- JSON-LD markup for search engines:
{"@context":"https://schema.org","@type":"TechArticle","headline":"Array Substrate","name":"Array Substrate","description":"An array substrate is provided. The array substrate includes a base substrate and a plurality of gate lines, a plurality of data lines, a common electrode layer and a plurality of pixel units arranged...","datePublished":"2025-01-09","mainEntity":{"@type":"Patent","identifier":"19014659","name":"Array Substrate","abstract":"An array substrate is provided. The array substrate includes a base substrate and a plurality of gate lines, a plurality of data lines, a common electrode layer and a plurality of pixel units arranged in an array disposed on the base substrate. Each of the pixel units includes a plurality of sub-pixel units defined by gate lines and data lines disposed to intersect each other laterally and vertically. The common electrode layer includes a plurality of common electrode blocks that double as self-capacitance electrodes, each of the common electrode blocks is connected with at least one wire, and the wires are in the middle of sub-pixel units of a same column.","applicationNumber":"19014659","datePublished":"2025-01-09","inventor":[{"@type":"Person","name":"Haisheng Wang"},{"@type":"Person","name":"Xue Dong"},{"@type":"Person","name":"Hailin Xue"},{"@type":"Person","name":"Xi Chen"},{"@type":"Person","name":"Yingming Liu"},{"@type":"Person","name":"Xiaoliang Ding"},{"@type":"Person","name":"Weijie Zhao"},{"@type":"Person","name":"Shengji Yang"},{"@type":"Person","name":"Hongjuan Liu"},{"@type":"Person","name":"Changfeng Li"},{"@type":"Person","name":"Wei Liu"}],"applicant":{"@type":"Organization","name":"BOE Technology Group Co., Ltd."},"additionalProperty":[{"@type":"PropertyValue","name":"IPC Classification","value":"H10D86/40"},{"@type":"PropertyValue","name":"IPC Classification","value":"G06F3/041"},{"@type":"PropertyValue","name":"IPC Classification","value":"G06F3/044"},{"@type":"PropertyValue","name":"IPC Classification","value":"H10D86/60"},{"@type":"PropertyValue","name":"CPC Classification","value":"H10D86/60"}]}}
-->

=Array Substrate=


==Organization Name==

[[:Category:BOE Technology Group Co., Ltd.|BOE Technology Group Co., Ltd.]]


[[Category:BOE Technology Group Co., Ltd.]]

==Inventor(s)==

[[:Category:Haisheng Wang of Beijing CN|Haisheng Wang of Beijing CN]][[Category:Haisheng Wang of Beijing CN]]

[[:Category:Xue Dong of Beijing CN|Xue Dong of Beijing CN]][[Category:Xue Dong of Beijing CN]]

[[:Category:Hailin Xue of Beijing CN|Hailin Xue of Beijing CN]][[Category:Hailin Xue of Beijing CN]]

[[:Category:Xi Chen of Beijing CN|Xi Chen of Beijing CN]][[Category:Xi Chen of Beijing CN]]

[[:Category:Yingming Liu of Beijing CN|Yingming Liu of Beijing CN]][[Category:Yingming Liu of Beijing CN]]

[[:Category:Xiaoliang Ding of Beijing CN|Xiaoliang Ding of Beijing CN]][[Category:Xiaoliang Ding of Beijing CN]]

[[:Category:Weijie Zhao of Beijing CN|Weijie Zhao of Beijing CN]][[Category:Weijie Zhao of Beijing CN]]

[[:Category:Shengji Yang of Beijing CN|Shengji Yang of Beijing CN]][[Category:Shengji Yang of Beijing CN]]

[[:Category:Hongjuan Liu of Beijing CN|Hongjuan Liu of Beijing CN]][[Category:Hongjuan Liu of Beijing CN]]

[[:Category:Changfeng Li of Beijing CN|Changfeng Li of Beijing CN]][[Category:Changfeng Li of Beijing CN]]

[[:Category:Wei Liu of Beijing CN|Wei Liu of Beijing CN]][[Category:Wei Liu of Beijing CN]]

==Array Substrate==


This abstract first appeared for US patent application 19014659 titled 'Array Substrate

==Original Abstract Submitted==

An array substrate is provided. The array substrate includes a base substrate and a plurality of gate lines, a plurality of data lines, a common electrode layer and a plurality of pixel units arranged in an array disposed on the base substrate. Each of the pixel units includes a plurality of sub-pixel units defined by gate lines and data lines disposed to intersect each other laterally and vertically. The common electrode layer includes a plurality of common electrode blocks that double as self-capacitance electrodes, each of the common electrode blocks is connected with at least one wire, and the wires are in the middle of sub-pixel units of a same column.



[[Category:H10D86/40]]
[[Category:G06F3/041]]
[[Category:G06F3/044]]
[[Category:H10D86/60]]
[[Category:CPC_H10D86/60]]