View source for 19010328. SEMICONDUCTOR DEVICE (Semiconductor Energy Laboratory Co., Ltd.)

<!-- JSON-LD markup for search engines:
{"@context":"https://schema.org","@type":"TechArticle","headline":"SEMICONDUCTOR DEVICE","name":"SEMICONDUCTOR DEVICE","description":"A semiconductor device includes first and second transistors having the same conductivity type and a circuit. One of a source and a drain of the first transistor is electrically connected to that of t...","datePublished":"2025-01-06","mainEntity":{"@type":"Patent","identifier":"19010328","name":"SEMICONDUCTOR DEVICE","abstract":"A semiconductor device includes first and second transistors having the same conductivity type and a circuit. One of a source and a drain of the first transistor is electrically connected to that of the second transistor. First and third potentials are supplied to the circuit through respective wirings. A second potential and a first clock signal are supplied to the others of the sources and the drains of the first and second transistors, respectively. A second clock signal is supplied to the circuit. The third potential is higher than the second potential which is higher than the first potential. A fourth potential is equal to or higher than the third potential. The first clock signal alternates the second and fourth potentials and the second clock signal alternates the first and third potentials. The circuit controls electrical connections between gates of the first and second transistors and the wirings.","applicationNumber":"19010328","datePublished":"2025-01-06","inventor":[{"@type":"Person","name":"Kouhei TOYOTAKA"},{"@type":"Person","name":"Jun KOYAMA"},{"@type":"Person","name":"Hiroyuki MIYAKE"}],"applicant":{"@type":"Organization","name":"Semiconductor Energy Laboratory Co., Ltd."},"additionalProperty":[{"@type":"PropertyValue","name":"IPC Classification","value":"H10D86/60"},{"@type":"PropertyValue","name":"IPC Classification","value":"G02F1/1334"},{"@type":"PropertyValue","name":"IPC Classification","value":"G02F1/1337"},{"@type":"PropertyValue","name":"IPC Classification","value":"G02F1/1343"},{"@type":"PropertyValue","name":"IPC Classification","value":"G02F1/1362"},{"@type":"PropertyValue","name":"IPC Classification","value":"G02F1/1368"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/20"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/3233"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/3258"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/3266"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/3275"},{"@type":"PropertyValue","name":"IPC Classification","value":"G09G3/36"},{"@type":"PropertyValue","name":"IPC Classification","value":"G11C19/28"},{"@type":"PropertyValue","name":"IPC Classification","value":"H10D30/67"},{"@type":"PropertyValue","name":"IPC Classification","value":"H10D86/40"},{"@type":"PropertyValue","name":"CPC Classification","value":"H10D86/60"}]}}
-->

=SEMICONDUCTOR DEVICE=


==Organization Name==

[[:Category:Semiconductor Energy Laboratory Co., Ltd.|Semiconductor Energy Laboratory Co., Ltd.]]


[[Category:Semiconductor Energy Laboratory Co., Ltd.]]

==Inventor(s)==

[[:Category:Kouhei Toyotaka of Atsugi JP|Kouhei Toyotaka of Atsugi JP]][[Category:Kouhei Toyotaka of Atsugi JP]]

[[:Category:Jun Koyama of Sagamihara JP|Jun Koyama of Sagamihara JP]][[Category:Jun Koyama of Sagamihara JP]]

[[:Category:Hiroyuki Miyake of Atsugi JP|Hiroyuki Miyake of Atsugi JP]][[Category:Hiroyuki Miyake of Atsugi JP]]

==SEMICONDUCTOR DEVICE==


This abstract first appeared for US patent application 19010328 titled 'SEMICONDUCTOR DEVICE

==Original Abstract Submitted==

A semiconductor device includes first and second transistors having the same conductivity type and a circuit. One of a source and a drain of the first transistor is electrically connected to that of the second transistor. First and third potentials are supplied to the circuit through respective wirings. A second potential and a first clock signal are supplied to the others of the sources and the drains of the first and second transistors, respectively. A second clock signal is supplied to the circuit. The third potential is higher than the second potential which is higher than the first potential. A fourth potential is equal to or higher than the third potential. The first clock signal alternates the second and fourth potentials and the second clock signal alternates the first and third potentials. The circuit controls electrical connections between gates of the first and second transistors and the wirings.



[[Category:H10D86/60]]
[[Category:G02F1/1334]]
[[Category:G02F1/1337]]
[[Category:G02F1/1343]]
[[Category:G02F1/1362]]
[[Category:G02F1/1368]]
[[Category:G09G3/20]]
[[Category:G09G3/3233]]
[[Category:G09G3/3258]]
[[Category:G09G3/3266]]
[[Category:G09G3/3275]]
[[Category:G09G3/36]]
[[Category:G11C19/28]]
[[Category:H10D30/67]]
[[Category:H10D86/40]]
[[Category:CPC_H10D86/60]]