View source for 17895393. METHOD AND SYSTEM FOR LOW NOISE SUB-SAMPLING PHASE LOCK LOOP (PLL) ARCHITECTURE WITH AUTOMATIC DYNAMIC FREQUENCY ACQUISITION simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
Jump to navigation
Jump to search
You do not have permission to edit this page, for the following reason:
You can view and copy the source of this page.