There is currently no text in this page. You can search for this page title in other pages, or search the related logs, but you do not have permission to create this page.
Category:G06F12/126
Jump to navigation
Jump to search
Pages in category "G06F12/126"
The following 38 pages are in this category, out of 38 total.
1
- 17897913. PARKING THREADS IN BARREL PROCESSOR FOR MANAGING CACHE EVICTION REQUESTS simplified abstract (Micron Technology, Inc.)
- 18163446. PROVIDING CONTENT-AWARE CACHE REPLACEMENT AND INSERTION POLICIES IN PROCESSOR-BASED DEVICES simplified abstract (QUALCOMM Incorporated)
- 18169852. PROCESSOR-BASED SYSTEM FOR ALLOCATING CACHE LINES TO A HIGHER-LEVEL CACHE MEMORY simplified abstract (QUALCOMM Incorporated)
- 18180008. CACHE MANAGEMENT USING EVICTION PRIORITY BASED ON MEMORY REUSE simplified abstract (NVIDIA CORPORATION)
- 18405933. SECTOR CACHE FOR COMPRESSION simplified abstract (Intel Corporation)
- 18416558. MEMORY DEVICE, SYSTEM INCLUDING THE SAME, AND OPERATING METHOD OF MEMORY DEVICE simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
- 18442660. METHODS AND APPARATUS TO FACILITATE ATOMIC OPERATIONS IN VICTIM CACHE simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18444148. PARKING THREADS IN BARREL PROCESSOR FOR MANAGING CACHE EVICTION REQUESTS simplified abstract (Micron Technology, Inc.)
- 18464068. In-Memory Distributed Cache simplified abstract (GOOGLE LLC)
- 18584151. METHODS AND APPARATUS TO REDUCE READ-MODIFY-WRITE CYCLES FOR NON-ALIGNED WRITES simplified abstract (Texas Instruments Incorporated)
- 18586144. USAGE LEVEL IDENTIFICATION FOR MEMORY DEVICE ADDRESSES simplified abstract (Micron Technology, Inc.)
- 18624301. PROCESSOR-BASED SYSTEM FOR ALLOCATING CACHE LINES TO A HIGHER-LEVEL CACHE MEMORY simplified abstract (QUALCOMM Incorporated)
- 18654109. WRITE CONTROL FOR READ-MODIFY-WRITE OPERATIONS IN CACHE MEMORY simplified abstract (Texas Instruments Incorporated)
- 18659407. VICTIM CACHE WITH WRITE MISS MERGING simplified abstract (Texas Instruments Incorporated)
- 18818738. METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SYSTEM (TEXAS INSTRUMENTS INCORPORATED)
I
M
- Micron technology, inc. (20240241836). PARKING THREADS IN BARREL PROCESSOR FOR MANAGING CACHE EVICTION REQUESTS simplified abstract
- Micron technology, inc. (20240281371). USAGE LEVEL IDENTIFICATION FOR MEMORY DEVICE ADDRESSES simplified abstract
- Micron Technology, Inc. patent applications on August 22nd, 2024
- Micron Technology, Inc. patent applications on February 29th, 2024
- Micron Technology, Inc. patent applications on July 18th, 2024
N
Q
- Qualcomm incorporated (20240202131). PROCESSOR-BASED SYSTEM FOR ALLOCATING CACHE LINES TO A HIGHER-LEVEL CACHE MEMORY simplified abstract
- Qualcomm incorporated (20240248851). PROCESSOR-BASED SYSTEM FOR ALLOCATING CACHE LINES TO A HIGHER-LEVEL CACHE MEMORY simplified abstract
- Qualcomm incorporated (20240264950). PROVIDING CONTENT-AWARE CACHE REPLACEMENT AND INSERTION POLICIES IN PROCESSOR-BASED DEVICES simplified abstract
- QUALCOMM Incorporated patent applications on August 8th, 2024
- QUALCOMM Incorporated patent applications on July 25th, 2024
- QUALCOMM Incorporated patent applications on June 20th, 2024
S
T
- Texas instruments incorporated (20240281329). WRITE CONTROL FOR READ-MODIFY-WRITE OPERATIONS IN CACHE MEMORY simplified abstract
- Texas instruments incorporated (20240296129). VICTIM CACHE WITH WRITE MISS MERGING simplified abstract
- Texas Instruments Incorporated patent applications on August 22nd, 2024
- Texas Instruments Incorporated patent applications on September 5th, 2024