There is currently no text in this page. You can search for this page title in other pages, or search the related logs, but you do not have permission to create this page.
Category:G06F12/0811
Jump to navigation
Jump to search
Subcategories
This category has the following 34 subcategories, out of 34 total.
A
B
D
J
K
M
N
P
R
S
V
W
Y
Z
Pages in category "G06F12/0811"
The following 147 pages are in this category, out of 147 total.
1
- 17852189. HIERARCHICAL CORE VALID TRACKER FOR CACHE COHERENCY simplified abstract (Intel Corporation)
- 17944031. SYSTEMS AND METHODS FOR ADAPTIVE HYBRID HARDWARE PRE-FETCH simplified abstract (Huawei Technologies Co., Ltd.)
- 17955618. Data Reuse Cache simplified abstract (ADVANCED MICRO DEVICES, INC.)
- 17958120. PUSHED PREFETCHING IN A MEMORY HIERARCHY simplified abstract (ADVANCED MICRO DEVICES, INC.)
- 18054388. Preemption Techniques for Memory-Backed Registers simplified abstract (Apple Inc.)
- 18058882. Method, Computer Program and Computer System for Prefetching Data during Execution of an Application Program simplified abstract (Intel Corporation)
- 18084540. STORAGE SYSTEM, METHOD, AND APPARATUS FOR FAST IO ON PCIE DEVICES simplified abstract (Samsung Electronics Co., Ltd.)
- 18086441. LOAD STORE MICROARCHITECTURE CACHE ENHANCEMENTS simplified abstract (Intel Corporation)
- 18243809. MULTICORE SHARED CACHE OPERATION ENGINE simplified abstract (Texas Instruments Incorporated)
- 18253174. Controlling Memory Frequency Based on Transaction Queue Occupancy simplified abstract (GOOGLE LLC)
- 18337052. STORAGE DEVICE FOR COLLECTING OPTIMAL DEBUGGING DATA AND SYSTEM INCLUDING THE STORAGE DEVICE simplified abstract (SK Hynix Inc.)
- 18341217. Speculative Request Indicator in Request Message simplified abstract (SiFive, Inc.)
- 18358587. MEMORY SYSTEM simplified abstract (SK hynix Inc.)
- 18436652. LOOK-UP TABLE WRITE simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18442660. METHODS AND APPARATUS TO FACILITATE ATOMIC OPERATIONS IN VICTIM CACHE simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18451698. Dynamic Cache Resource Allocation for Quality of Service and System Power Reduction simplified abstract (MediaTek Inc.)
- 18463101. SLOT/SUB-SLOT PREFETCH ARCHITECTURE FOR MULTIPLE MEMORY REQUESTORS simplified abstract (Texas Instruments Incorporated)
- 18482644. Management of Programming Mode Transitions to Accommodate a Constant Size of Data Transfer between a Host System and a Memory Sub-System simplified abstract (Micron Technology, Inc.)
- 18491474. INSTRUCTION BASED CONTROL OF MEMORY ATTRIBUTES simplified abstract (Intel Corporation)
- 18508356. CACHE SIZE CHANGE simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18516716. SYSTEMS AND METHODS FOR UPDATING MEMORY SIDE CACHES IN A MULTI-GPU CONFIGURATION simplified abstract (Intel Corporation)
- 18517866. HIGH BANDWIDTH GATHER CACHE simplified abstract (Micron Technology, Inc.)
- 18524982. DATA STORAGE IN NON-INCLUSIVE CACHE simplified abstract (SiFive, Inc.)
- 18536581. APPARATUS AND METHOD FOR MANAGING DATA BIAS IN A GRAPHICS PROCESSING ARCHITECTURE simplified abstract (Intel Corporation)
- 18548198. PHYSICAL MEMORY ADDRESS OMISSION OR OBFUSCATION WITHIN AN EXECUTION TRACE simplified abstract (MICROSOFT TECHNOLOGY LICENSING, LLC)
- 18548318. MEMORY ADDRESS COMPRESSION WITHIN AN EXECUTION TRACE simplified abstract (MICROSOFT TECHNOLOGY LICENSING, LLC)
- 18583520. Graphics Processor Cache for Data from Multiple Memory Spaces (Apple Inc.)
- 18584151. METHODS AND APPARATUS TO REDUCE READ-MODIFY-WRITE CYCLES FOR NON-ALIGNED WRITES simplified abstract (Texas Instruments Incorporated)
- 18584181. MEMORY PIPELINE CONTROL IN A HIERARCHICAL MEMORY SYSTEM simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18589852. PROCESSOR, SYSTEM, AND METHOD FOR DYNAMIC CACHE ALLOCATION simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
- 18607858. ELECTRONIC DEVICE ALLOCATING DATA IN PLURALITY OF CACHES USING CACHE ALLOCATION RANGE INFORMATION simplified abstract (Samsung Electronics Co., Ltd.)
- 18616993. ENHANCED DATA RELIABILITY IN MULTI-LEVEL MEMORY CELLS simplified abstract (Micron Technology, Inc.)
- 18620284. MULTI-TILE ARCHITECTURE FOR GRAPHICS OPERATIONS simplified abstract (Intel Corporation)
- 18625675. MEMORY ADDRESS COMPRESSION WITHIN AN EXECUTION TRACE simplified abstract (Microsoft Technology Licensing, LLC)
- 18626775. Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page Migration simplified abstract (Intel Corporation)
- 18629925. PERSISTENT MEMORY WITH CACHE COHERENT INTERCONNECT INTERFACE simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
- 18654035. PIPELINE ARBITRATION simplified abstract (Texas Instruments Incorporated)
- 18654109. WRITE CONTROL FOR READ-MODIFY-WRITE OPERATIONS IN CACHE MEMORY simplified abstract (Texas Instruments Incorporated)
- 18659407. VICTIM CACHE WITH WRITE MISS MERGING simplified abstract (Texas Instruments Incorporated)
- 18673628. HANDLING NON-CORRECTABLE ERRORS simplified abstract (Texas Instruments Incorporated)
- 18733125. MULTI-LEVEL CACHE SECURITY simplified abstract (Texas Instruments Incorporated)
- 18790854. METHODS FOR MANAGING STORAGE OPERATIONS FOR MULTIPLE HOSTS COUPLED TO DUAL-PORT SOLID-STATE DISKS AND DEVICES THEREOF (NetApp, Inc.)
- 18793247. MULTI-TILE MEMORY MANAGEMENT (Intel Corporation)
- 18818738. METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SYSTEM (TEXAS INSTRUMENTS INCORPORATED)
- 18892682. STREAMING ADDRESS GENERATION (TEXAS INSTRUMENTS INCORPORATED)
- 18894180. STATIC POWER REDUCTION IN CACHES USING DETERMINISTIC NAPS (TEXAS INSTRUMENTS INCORPORATED)
- 18894324. CACHE COHERENCE SHARED STATE SUPPRESSION (TEXAS INSTRUMENTS INCORPORATED)
- 18962158. Cache Control to Preserve Register Data (Apple Inc.)
- 18963043. MULTICORE SHARED CACHE OPERATION ENGINE (Texas Instruments Incorporated)
- 18966252. METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRITE MERGING (Texas Instruments Incorporated)
- 18966268. FULLY PIPELINED READ-MODIFY-WRITE SUPPORT (Texas Instruments Incorporated)
A
- Advanced micro devices, inc. (20240111674). Data Reuse Cache simplified abstract
- Advanced micro devices, inc. (20240111678). PUSHED PREFETCHING IN A MEMORY HIERARCHY simplified abstract
- ADVANCED MICRO DEVICES, INC. patent applications on April 4th, 2024
- Apple inc. (20240095176). Preemption Techniques for Memory-Backed Registers simplified abstract
- Apple inc. (20240370371). Scalable System on a Chip simplified abstract
- Apple inc. (20240411695). Scalable System on a Chip
- Apple inc. (20250068564). Graphics Processor Cache for Data from Multiple Memory Spaces
- Apple inc. (20250094357). Cache Control to Preserve Register Data
- Apple Inc. patent applications on December 12th, 2024
- Apple Inc. patent applications on February 27th, 2025
- Apple Inc. patent applications on March 20th, 2025
- Apple Inc. patent applications on March 21st, 2024
- Apple Inc. patent applications on November 7th, 2024
D
G
I
- Intel corporation (20240177264). APPARATUS AND METHOD FOR MANAGING DATA BIAS IN A GRAPHICS PROCESSING ARCHITECTURE simplified abstract
- Intel corporation (20240184739). DYNAMIC MEMORY RECONFIGURATION simplified abstract
- Intel corporation (20240211403). LOAD STORE MICROARCHITECTURE CACHE ENHANCEMENTS simplified abstract
- Intel corporation (20240256483). GRAPHICS PROCESSOR DATA ACCESS AND SHARING simplified abstract
- Intel corporation (20240281379). Method, Computer Program and Computer System for Prefetching Data during Execution of an Application Program simplified abstract
- Intel corporation (20240320184). MULTI-TILE ARCHITECTURE FOR GRAPHICS OPERATIONS simplified abstract
- Intel corporation (20240345990). Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page Migration simplified abstract
- Intel corporation (20240403259). COMPRESSION TECHNIQUES
- Intel corporation (20240403259). COMPRESSION TECHNIQUES simplified abstract
- Intel corporation (20240411717). CACHE STRUCTURE AND UTILIZATION
- Intel corporation (20250004981). MULTI-TILE MEMORY MANAGEMENT
- Intel corporation (20250061060). METHOD AND APPARATUS FOR SHARED VIRTUAL MEMORY TO MANAGE DATA COHERENCY IN A HETEROGENEOUS PROCESSING SYSTEM
- Intel Corporation patent applications on August 1st, 2024
- Intel Corporation patent applications on August 22nd, 2024
- Intel Corporation patent applications on December 12th, 2024
- Intel Corporation patent applications on December 5th, 2024
- Intel Corporation patent applications on February 20th, 2025
- Intel Corporation patent applications on January 23rd, 2025
- Intel Corporation patent applications on January 2nd, 2025
- Intel Corporation patent applications on June 27th, 2024
- Intel Corporation patent applications on June 6th, 2024
- Intel Corporation patent applications on March 14th, 2024
- Intel Corporation patent applications on May 30th, 2024
- Intel Corporation patent applications on October 17th, 2024
- Intel Corporation patent applications on September 26th, 2024
- International business machines corporation (20240104021). PROCESSOR CROSS-CORE CACHE LINE CONTENTION MANAGEMENT simplified abstract
- International Business Machines Corporation patent applications on February 13th, 2025
- INTERNATIONAL BUSINESS MACHINES CORPORATION patent applications on March 28th, 2024
M
- Micron technology, inc. (20240264840). CACHE SYSTEMS FOR MAIN AND SPECULATIVE THREADS OF PROCESSORS simplified abstract
- Micron technology, inc. (20240320153). ENHANCED DATA RELIABILITY IN MULTI-LEVEL MEMORY CELLS simplified abstract
- Micron Technology, Inc. patent applications on August 8th, 2024
- Micron Technology, Inc. patent applications on February 1st, 2024
- Micron Technology, Inc. patent applications on February 20th, 2025
- Micron Technology, Inc. patent applications on March 14th, 2024
- Micron Technology, Inc. patent applications on September 26th, 2024
- Microsoft technology licensing, llc (20240201998). PERFORMING STORAGE-FREE INSTRUCTION CACHE HIT PREDICTION IN A PROCESSOR simplified abstract
- Microsoft technology licensing, llc (20240248856). MEMORY ADDRESS COMPRESSION WITHIN AN EXECUTION TRACE simplified abstract
- Microsoft Technology Licensing, LLC patent applications on July 25th, 2024
- Microsoft Technology Licensing, LLC patent applications on June 20th, 2024
- MICROSOFT TECHNOLOGY LICENSING, LLC patent applications on March 14th, 2024
S
- Samsung electronics co., ltd. (20240256452). MEMORY SYSTEM PERFORMING CACHE BYPASSING OPERATION AND CACHE MANAGEMENT METHOD THEREOF simplified abstract
- Samsung electronics co., ltd. (20240311302). PROCESSOR, SYSTEM, AND METHOD FOR DYNAMIC CACHE ALLOCATION simplified abstract
- Samsung electronics co., ltd. (20240320152). ELECTRONIC DEVICE ALLOCATING DATA IN PLURALITY OF CACHES USING CACHE ALLOCATION RANGE INFORMATION simplified abstract
- Samsung electronics co., ltd. (20240345742). PERSISTENT MEMORY WITH CACHE COHERENT INTERCONNECT INTERFACE simplified abstract
- Samsung Electronics Co., Ltd. patent applications on August 1st, 2024
- Samsung Electronics Co., Ltd. patent applications on October 17th, 2024
- SAMSUNG ELECTRONICS CO., LTD. patent applications on October 17th, 2024
- Samsung Electronics Co., Ltd. patent applications on September 19th, 2024
- SAMSUNG ELECTRONICS CO., LTD. patent applications on September 19th, 2024
- Samsung Electronics Co., Ltd. patent applications on September 26th, 2024
T
- Telefonaktiebolaget LM Ericsson (publ) patent applications on February 8th, 2024
- Texas instruments incorporated (20240176620). LOOK-UP TABLE WRITE simplified abstract
- Texas instruments incorporated (20240281278). PIPELINE ARBITRATION simplified abstract
- Texas instruments incorporated (20240281329). WRITE CONTROL FOR READ-MODIFY-WRITE OPERATIONS IN CACHE MEMORY simplified abstract
- Texas instruments incorporated (20240296129). VICTIM CACHE WITH WRITE MISS MERGING simplified abstract
- Texas instruments incorporated (20240311235). HANDLING NON-CORRECTABLE ERRORS simplified abstract
- Texas instruments incorporated (20240320154). MULTI-LEVEL CACHE SECURITY simplified abstract
- Texas instruments incorporated (20240345868). PSEUDO-RANDOM WAY SELECTION simplified abstract
- Texas instruments incorporated (20240345956). TAG UPDATE BUS FOR UPDATED COHERENCE STATE simplified abstract
- Texas instruments incorporated (20250094044). MULTICORE SHARED CACHE OPERATION ENGINE
- Texas instruments incorporated (20250094358). METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRITE MERGING
- Texas instruments incorporated (20250094359). FULLY PIPELINED READ-MODIFY-WRITE SUPPORT
- Texas Instruments Incorporated patent applications on August 22nd, 2024
- TEXAS INSTRUMENTS INCORPORATED patent applications on February 20th, 2025
- TEXAS INSTRUMENTS INCORPORATED patent applications on January 23rd, 2025
- Texas Instruments Incorporated patent applications on January 30th, 2025
- Texas Instruments Incorporated patent applications on March 20th, 2025
- TEXAS INSTRUMENTS INCORPORATED patent applications on May 30th, 2024
- TEXAS INSTRUMENTS INCORPORATED patent applications on October 17th, 2024
- Texas Instruments Incorporated patent applications on September 19th, 2024
- Texas Instruments Incorporated patent applications on September 26th, 2024
- Texas Instruments Incorporated patent applications on September 5th, 2024
U
- US Patent Application 17664722. CACHE MANAGEMENT USING CACHE SCOPE DESIGNATION simplified abstract
- US Patent Application 17736557. HYBRID ALLOCATION OF DATA LINES IN A STREAMING CACHE MEMORY simplified abstract
- US Patent Application 18229814. CONFIGURABLE CACHE FOR COHERENT SYSTEM simplified abstract
- US Patent Application 18361128. BOOT PROCESS FOR EARLY DISPLAY INITIALIZATION AND VISUALIZATION simplified abstract
- US Patent Application 18450079. STATIC POWER REDUCTION IN CACHES USING DETERMINISTIC NAPS simplified abstract
