US Patent Application 18177982. MEMORY DEVICE INCLUDING RACETRACK AND OPERATING METHOD THEREOF simplified abstract

From WikiPatents
Jump to navigation Jump to search

MEMORY DEVICE INCLUDING RACETRACK AND OPERATING METHOD THEREOF

Organization Name

Samsung Electronics Co., Ltd.


Inventor(s)

Youngnam Hwang of Suwon-si (KR)


MEMORY DEVICE INCLUDING RACETRACK AND OPERATING METHOD THEREOF - A simplified explanation of the abstract

  • This abstract for appeared for US patent application number 18177982 Titled 'MEMORY DEVICE INCLUDING RACETRACK AND OPERATING METHOD THEREOF'

Simplified Explanation

The abstract describes a memory device and its operating method. The memory device consists of multiple racetracks, each containing a series of domains. A bit line driver is connected to one side of the racetracks, and a domain index controller is used to shift the domains within the racetracks. The device also includes magnetic tunnel junction (MTJ) devices and cell transistors connected to the racetracks. A source line driver is connected to the cell transistors through source lines. The domains within the racetracks are divided into sections, and the MTJ devices are located adjacent to these sections.


Original Abstract Submitted

A memory device and an operating method of the memory device are provided. The memory device includes a plurality of first racetracks each including a series of domains, a bit line driver connected to first sides of ones of the plurality of first racetracks, a first domain index controller configured to shift domains of ones of the plurality of first racetracks, a plurality of first magnetic tunnel junction (MTJ) devices adjacent to the plurality of first racetracks, a plurality of first cell transistors respectively connected to ones of the plurality of first MTJ devices, and a source line driver connected to the plurality of first cell transistors by a plurality of first source lines, wherein the series of domains includes a series of domain sections, and the plurality of first MTJ devices are respectively adjacent to the series of domain sections.