US Patent Application 17981653. MEMORY SYSTEM FOR CONTROLLING OPERATING SPEED AND DATA PROCESSING SYSTEM INCLUDING THE SAME simplified abstract

From WikiPatents
Jump to navigation Jump to search

MEMORY SYSTEM FOR CONTROLLING OPERATING SPEED AND DATA PROCESSING SYSTEM INCLUDING THE SAME

Organization Name

SK hynix Inc.

Inventor(s)

Youn Won Park of Gyeonggi-do (KR)

MEMORY SYSTEM FOR CONTROLLING OPERATING SPEED AND DATA PROCESSING SYSTEM INCLUDING THE SAME - A simplified explanation of the abstract

This abstract first appeared for US patent application 17981653 titled 'MEMORY SYSTEM FOR CONTROLLING OPERATING SPEED AND DATA PROCESSING SYSTEM INCLUDING THE SAME

Simplified Explanation

The abstract describes a memory system that includes a memory device and a controller.

  • The memory device has a non-volatile storage area where it stores a list of performance classes and a table of performance information.
  • The performance classes represent different levels of performance, and the table contains performance parameter values for each class.
  • The controller can provide the list of performance classes to an external device upon request.
  • It can also select a performance class from the table based on a request from the external device.
  • The controller then controls the operation of the memory device, adjusting the operation speed and method based on the performance parameter values corresponding to the selected class.


Original Abstract Submitted

A memory system comprising: a memory device configured to store, in a non-volatile storage area included therein, a list of a plurality of performance classes and a table of performance information representing a group of performance parameter values for each of the plurality of performance classes, and a controller configured to provide the list to an external device according to a first request received from the external device, select one of the plurality of performance classes within the table according to a second request received from the external device, and control an operation of the memory device at an operation speed and in an operation method according to the performance parameter values corresponding to the selected performance class.