US Patent Application 17659531. RESISTOR NETWORK WITH ADAPTIVE RESISTANCE FOR DIGITAL-TO-ANALOG CONVERTER (DAC) simplified abstract

From WikiPatents
Jump to navigation Jump to search

RESISTOR NETWORK WITH ADAPTIVE RESISTANCE FOR DIGITAL-TO-ANALOG CONVERTER (DAC)

Organization Name

QUALCOMM Incorporated


Inventor(s)

Nitz Saputra of Burlingame CA (US)


Ashok Swaminathan of Cardiff CA (US)


RESISTOR NETWORK WITH ADAPTIVE RESISTANCE FOR DIGITAL-TO-ANALOG CONVERTER (DAC) - A simplified explanation of the abstract

  • This abstract for appeared for US patent application number 17659531 Titled 'RESISTOR NETWORK WITH ADAPTIVE RESISTANCE FOR DIGITAL-TO-ANALOG CONVERTER (DAC)'

Simplified Explanation

The abstract describes methods and devices for adjusting the resistance of a resistor network in a digital-to-analog converter (DAC). The DAC includes multiple DAC cells, each containing a current source and a resistor network. The resistor network consists of several resistive elements and can be adjusted to vary its resistance. This allows the DAC to support a wide range of full-scale currents while maintaining a higher degeneration voltage and reducing noise and mismatch. Some DAC cells also include switches that can further adjust the resistance of the resistor network.


Original Abstract Submitted

Methods and apparatus for adaptively adjusting a resistance of a resistor network in a digital-to-analog converter (DAC), such as a current-steering DAC for a transmit chain. An example DAC generally includes a plurality of DAC cells. One or more of the DAC cells generally includes a current source and a resistor network. The resistor network includes a plurality of resistive elements, has an adjustable resistance, and is coupled between a power supply rail and the current source. In this manner, the DAC may support a wide range of full-scale currents, while maintaining a higher degeneration voltage and reduced noise and mismatch for a given headroom. For certain aspects, the one or more of the DAC cells further include a plurality of switches (e.g., implemented with PFETs) coupled to one or more of the resistive elements and configured to adjust the resistance of the resistor network.