US Patent Application 17659469. OBTAINING ACCURATE TIMING OF ANALOG TO DIGITAL CONVERTER SAMPLES IN CELLULAR MODEM simplified abstract

From WikiPatents
Jump to navigation Jump to search

OBTAINING ACCURATE TIMING OF ANALOG TO DIGITAL CONVERTER SAMPLES IN CELLULAR MODEM

Organization Name

QUALCOMM Incorporated


Inventor(s)

Lennart Karl-Axel Mathe of San Diego CA (US)


Brian Clarke Banister of San Diego CA (US)


Christos Komninakis of Solana Beach CA (US)


Minkui Liu of San Diego CA (US)


OBTAINING ACCURATE TIMING OF ANALOG TO DIGITAL CONVERTER SAMPLES IN CELLULAR MODEM - A simplified explanation of the abstract

  • This abstract for appeared for US patent application number 17659469 Titled 'OBTAINING ACCURATE TIMING OF ANALOG TO DIGITAL CONVERTER SAMPLES IN CELLULAR MODEM'

Simplified Explanation

The abstract describes a method for a user equipment (UE) device to obtain and synchronize analog-to-digital converter (ADC) samples. The UE device obtains a set of ADC samples and generates a start signal to indicate the beginning of capturing these samples. It then synchronizes this start signal with a system clock and generates a capturing sample clock to capture the ADC samples. By inputting the start signal and capturing sample clock into a counter, the UE device determines the time difference between the start signal synchronization and the capturing of the ADC samples. Based on this time difference, the UE device determines the timing of the ADC output for the set of ADC samples.


Original Abstract Submitted

According to embodiments, an example UE may include means for obtaining a set of ADC samples generated by an ADC based on analog signals and an ADC input clock and means for generating, at a first time point, a start signal indicating a starting point of capturing the set of ADC samples. The UE may also include means for synchronizing, at a second time point, the start signal and a system clock and means for generating, at a third time point, a capturing sample clock for capturing the set of ADC samples. The means may further include means for inputting the start signal and the capturing sample clock to a counter to determine a time difference between the second time point and the third time point and means for determining the ADC output timing of the set of ADC samples based on the time difference.