US Patent Application 17597985. PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER simplified abstract

From WikiPatents
Jump to navigation Jump to search

PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER

Organization Name

Micron Technology, Inc.


Inventor(s)

Bin Zhao of Shanghai (CN)

Lingyun Wang of Shangahai (CN)

PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER - A simplified explanation of the abstract

This abstract first appeared for US patent application 17597985 titled 'PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER

Simplified Explanation

The patent application describes methods, systems, and devices for a performance benchmark for a host performance booster.

  • The memory system receives read commands from a host system.
  • The memory system detects a pattern of random physical addresses in the read commands.
  • Based on the detected pattern, the memory system increases the space in its cache.
  • The increased space may be used for mapping between logical block addresses and physical addresses.
  • The memory system determines whether the rate of cache hits for a portion of the mapping satisfies a threshold.
  • Based on this determination, the memory system decides whether to activate a host performance booster mode.


Original Abstract Submitted

Methods, systems, and devices for performance benchmark for host performance booster are described. The memory system may receive a plurality of read commands from a host system. The memory system may detect a pattern of random physical addresses as part of the plurality of read commands and increase an amount of space in a cache of the memory system based on the detected pattern. In some cases, the amount of space may be used for mapping between logical block addresses and physical addresses. The memory system may determine, for a different plurality of read commands, whether a rate of cache hits for a portion of the mapping satisfies a threshold. In some cases, the memory system may determine whether to activate a host performance booster mode based on determining whether the rate of cache hits satisfies the threshold.