Samsung electronics co., ltd. (20240095113). PROCESSOR AND METHOD OF DETECTING SOFT ERROR FROM PROCESSOR simplified abstract
Contents
PROCESSOR AND METHOD OF DETECTING SOFT ERROR FROM PROCESSOR
Organization Name
Inventor(s)
PROCESSOR AND METHOD OF DETECTING SOFT ERROR FROM PROCESSOR - A simplified explanation of the abstract
This abstract first appeared for US patent application 20240095113 titled 'PROCESSOR AND METHOD OF DETECTING SOFT ERROR FROM PROCESSOR
Simplified Explanation
The patent application describes a processor with an instruction pipeline that processes an original instruction and a duplicate instruction in parallel, storing the results in separate register files for comparison.
- Processor with instruction pipeline:
- The processor has an instruction pipeline that processes original and duplicate instructions simultaneously.
- Original and duplicate register files:
- The original register file stores the result of the original instruction processing, while the duplicate register file stores the result of the duplicate instruction processing.
- Comparing unit for error detection:
- A comparing unit compares the results stored in the original and duplicate register files and outputs an error detection signal if there is a discrepancy.
- Potential Applications:
- Error detection in processor operations - Redundancy checking in critical systems
- Problems Solved:
- Ensures accuracy and reliability of processor operations - Detects errors in instruction processing
- Benefits:
- Improved fault tolerance - Enhanced reliability in critical systems
- Potential Commercial Applications:
- Aerospace industry for flight control systems - Medical devices for patient safety
- Possible Prior Art:
- Redundancy checking mechanisms in processors - Error detection techniques in critical systems
- Unanswered Questions
- How does this technology impact processor performance?
The abstract does not provide information on the potential impact of this technology on processor performance. It would be interesting to know if there are any trade-offs in terms of speed or efficiency.
- Are there any limitations to the error detection capabilities of this technology?
The abstract does not mention any limitations or constraints on the error detection capabilities of this technology. It would be important to understand if there are specific scenarios where errors may go undetected.
Original Abstract Submitted
a processor includes an instruction pipeline that sequentially processes an original instruction and a duplicate instruction, which is generated by duplicating the original instruction. an original register file stores a result obtained by processing the original instruction in the instruction pipeline within a register of a nindex thereof. a duplicate register file stores a result obtained by processing the duplicate instruction in the instruction pipeline within a register of a nindex thereof. a comparing unit compares the register of the nindex in the original register file with the register of nindex in the duplicate register file and outputs an error detection signal, in response to a control signal.
