Kioxia corporation (20240094959). SEMICONDUCTOR MEMORY DEVICE simplified abstract

From WikiPatents
Jump to navigation Jump to search

SEMICONDUCTOR MEMORY DEVICE

Organization Name

kioxia corporation

Inventor(s)

Akio Sugahara of Yokohama (JP)

Zhao Lu of Ebina (JP)

Takehisa Kurosawa of Yokohama (JP)

Yuji Nagai of Sagamihara (JP)

SEMICONDUCTOR MEMORY DEVICE - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240094959 titled 'SEMICONDUCTOR MEMORY DEVICE

Simplified Explanation

The semiconductor memory device described in the patent application includes a first pad, a second pad, a first memory cell array, a first sense amplifier, a first data register, and a control circuit. The first memory cell array consists of multiple memory strings, each containing multiple memory cell transistors. The device can operate in two modes, with different command sets being inputted via the first pad or the second pad.

  • The semiconductor memory device includes a first memory cell array with multiple memory strings, each containing multiple memory cell transistors.
  • The device can operate in two modes, with different command sets being inputted via the first pad or the second pad.

Potential Applications

This technology could be applied in various electronic devices requiring high-speed and reliable memory storage, such as smartphones, tablets, and computers.

Problems Solved

This technology solves the problem of efficiently storing and retrieving user data in semiconductor memory devices.

Benefits

The benefits of this technology include faster data access, increased storage capacity, and improved overall performance of electronic devices.

Potential Commercial Applications

The potential commercial applications of this technology include the production of advanced memory chips for consumer electronics, data centers, and other computing devices.

Possible Prior Art

One possible prior art for this technology could be the development of similar semiconductor memory devices with multiple memory strings and cell transistors, but with different configurations or functionalities.

Unanswered Questions

How does this technology compare to existing memory devices in terms of speed and efficiency?

The article does not provide a direct comparison between this technology and existing memory devices in terms of speed and efficiency.

What are the potential limitations or drawbacks of implementing this technology in practical applications?

The article does not address any potential limitations or drawbacks of implementing this technology in practical applications.


Original Abstract Submitted

a semiconductor memory device comprises: a first pad receiving a first signal; a second pad receiving a second signal; a first memory cell array; a first sense amplifier connected to the first memory cell array; a first data register connected to the first sense amplifier and configured to store user data read from the first memory cell array; and a control circuit configured to execute an operation targeting the first memory cell array. the first memory cell array comprises a plurality of first memory strings. the first memory strings each comprise a plurality of first memory cell transistors. in a first mode of this semiconductor memory device, a command set instructing the operation is inputted via the first pad. in a second mode of this semiconductor memory device, the command set is inputted via the second pad.