Kioxia corporation (20240094947). MEMORY SYSTEM simplified abstract

From WikiPatents
Jump to navigation Jump to search

MEMORY SYSTEM

Organization Name

kioxia corporation

Inventor(s)

Atsuo Shono of Kamakura (JP)

Kiyotaka Iwasaki of Yokohama (JP)

MEMORY SYSTEM - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240094947 titled 'MEMORY SYSTEM

Simplified Explanation

The system described in the abstract includes a memory with multiple planes and a controller that manages read commands to different dies based on the completion of read times for data in each plane.

  • The system includes a memory with multiple dies, each containing different planes of data.
  • The controller issues read commands to the dies based on the completion of read times for data in each plane.
  • Data is received from the dies in a specific order based on the completion of read times for each plane.

Potential Applications

This technology could be applied in:

  • Solid-state drives
  • Embedded systems
  • Data centers

Problems Solved

This technology helps in:

  • Efficient data retrieval from multiple planes
  • Optimizing memory access
  • Enhancing overall system performance

Benefits

The benefits of this technology include:

  • Faster data access
  • Improved memory management
  • Enhanced system efficiency

Potential Commercial Applications

A potential commercial application for this technology could be in:

  • High-performance computing systems

Possible Prior Art

One possible prior art for this technology could be:

  • Multi-plane memory architectures in storage devices

Unanswered Questions

How does this technology impact power consumption in comparison to traditional memory systems?

This article does not address the potential impact on power consumption compared to traditional memory systems. Further research is needed to determine the energy efficiency of this technology.

What are the potential limitations of this system in terms of scalability to larger memory capacities?

The article does not discuss the scalability of this system to larger memory capacities. Future studies could explore the limitations of this technology when applied to larger memory configurations.


Original Abstract Submitted

according to one embodiment, a system includes: a memory, and a controller, wherein the memory includes a first die including first and second planes and a second die including a third plane, and the controller issues a read command to the first and second dies, if a read time for first data in the first plane has ended, a read time for second data in the second plane has ended after the end of the read time for the first data, and a read time for third data in the third plane has ended after the end of the read time for the second data, receives the first data from the first die, receives the third data from the second die after completion of receiving the first data, and receives the second data from the first die after completion of receiving the third data.