Kioxia corporation (20240094286). MEMORY, MEMORY SYSTEM AND METHOD OF CONTROLLING STORAGE DEVICE simplified abstract

From WikiPatents
Jump to navigation Jump to search

MEMORY, MEMORY SYSTEM AND METHOD OF CONTROLLING STORAGE DEVICE

Organization Name

kioxia corporation

Inventor(s)

Atsushi Yamazaki of Hachioji Tokyo (JP)

MEMORY, MEMORY SYSTEM AND METHOD OF CONTROLLING STORAGE DEVICE - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240094286 titled 'MEMORY, MEMORY SYSTEM AND METHOD OF CONTROLLING STORAGE DEVICE

Simplified Explanation

The abstract of the patent application describes a memory with a first authentication code that includes a communication port for transmitting or receiving information, and a debug port controller for blocking communication if the authentication codes do not match.

  • The memory includes a communication port for transmitting information, such as debug data, to an external device.
  • The memory also includes a debug port controller that can block communication if the authentication codes do not match.
  • An external device can send an authentication request with a second authentication code to the memory.
  • The debug port controller will compare the second authentication code with the first authentication code.
  • If the codes do not match, the communication path will be blocked until a match is found.

Potential Applications

This technology could be applied in secure communication systems, data transfer protocols, and authentication processes.

Problems Solved

This technology helps prevent unauthorized access to sensitive information and ensures secure communication between devices.

Benefits

The technology enhances data security, protects against potential breaches, and provides a reliable authentication mechanism.

Potential Commercial Applications

This technology could be valuable in industries such as cybersecurity, network security, and data protection services.

Possible Prior Art

Prior art in this field may include similar authentication methods used in secure communication systems and data encryption technologies.

Unanswered Questions

How does the memory handle multiple authentication requests simultaneously?

The abstract does not specify how the memory manages multiple authentication requests at the same time. This could be a potential area for further exploration in the implementation of the technology.

What happens if the communication port is disabled and a valid authentication code is not received?

The abstract does not address the scenario where the communication port remains disabled even after a valid authentication code is not received. Understanding the protocol for re-enabling the communication port in such cases could be important for practical applications of the technology.


Original Abstract Submitted

a memory having a first authentication code includes a communication port configured to transmit information including debug data to or receive the information including debug data from the external device; and a debug port controller that is usable for blocking of a communication path connecting to the communication port. the debug port controller is configured to receive an authentication request including a second authentication code from an external device, determine whether the second authentication code matches the first authentication code, and block the communication path if the second authentication code is not determined to match the first authentication code. the communication port may be configured to be disabled until the second authentication code matches the first authentication code.