Advanced micro devices, inc. (20240111442). On-Demand Regulation of Memory Bandwidth Utilization to Service Requirements of Display simplified abstract

From WikiPatents
Jump to navigation Jump to search

On-Demand Regulation of Memory Bandwidth Utilization to Service Requirements of Display

Organization Name

advanced micro devices, inc.

Inventor(s)

Ashish Jain of Austin TX (US)

Shang Yang of Markham (CA)

Jun Lei of Markham (CA)

Gia Tung Phan of Markham (CA)

Oswin Hall of Markham (CA)

Benjamin Tsien of Santa Clara CA (US)

Narendra Kamat of Santa Clara CA (US)

On-Demand Regulation of Memory Bandwidth Utilization to Service Requirements of Display - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240111442 titled 'On-Demand Regulation of Memory Bandwidth Utilization to Service Requirements of Display

Simplified Explanation

The abstract describes a patent application for systems, apparatuses, and methods for prefetching data by a display controller in order to sustain a desired quality of service for a display during performance-state changes of a memory subsystem. Bandwidth reduction circuitry is utilized to temporarily reduce memory bandwidth of corresponding clients to ensure the display controller has sufficient memory bandwidth to accomplish the prefetch.

  • Explanation:

- Patent application for prefetching data by a display controller during memory performance-state changes. - Memory clock frequency is changed during performance-state changes, potentially blocking memory accesses. - Display controller prefetches data in advance to maintain quality of service for the display. - Bandwidth reduction circuitry temporarily reduces memory bandwidth of clients to support prefetching.

Potential Applications

This technology could be applied in: - Gaming consoles - High-performance computing systems - Virtual reality devices

Problems Solved

- Ensures a desired quality of service for displays during memory performance-state changes - Prevents potential memory access blocks during changes - Optimizes memory bandwidth allocation for prefetching

Benefits

- Improved display performance during memory changes - Enhanced user experience with smoother transitions - Efficient memory bandwidth utilization

Potential Commercial Applications

"Optimizing Display Performance Through Memory Prefetching Technology"

Possible Prior Art

No prior art information is available at this time.

Unanswered Questions

How does the bandwidth reduction circuitry interact with the display controller during prefetching?

The interaction between the bandwidth reduction circuitry and the display controller in the context of prefetching data is not detailed in the abstract. Further information on this process would provide a clearer understanding of the technology's operation.

What specific types of memory performance-state changes trigger the prefetching process by the display controller?

The abstract mentions performance-state changes of a memory subsystem as a trigger for prefetching, but it does not specify the exact types of changes that prompt this action. Understanding the specific scenarios in which prefetching occurs would offer insights into the technology's functionality.


Original Abstract Submitted

systems, apparatuses, and methods for prefetching data by a display controller. from time to time, a performance-state change of a memory are performed. during such changes, a memory clock frequency is changed for a memory subsystem storing frame buffer(s) used to drive pixels to a display device. during the performance-state change, memory accesses may be temporarily blocked. to sustain a desired quality of service for the display, a display controller is configured to prefetch data in advance of the performance-state change. in order to ensure the display controller has sufficient memory bandwidth to accomplish the prefetch, bandwidth reduction circuitry in clients of the system are configured to temporarily reduce memory bandwidth of corresponding clients.