20240048159. ERROR PROCESSING AND CORRECTION OF ADJACENT 2-BIT ERRORS simplified abstract (Infineon Technologies AG)

From WikiPatents
Jump to navigation Jump to search

ERROR PROCESSING AND CORRECTION OF ADJACENT 2-BIT ERRORS

Organization Name

Infineon Technologies AG

Inventor(s)

Jens Rosenbusch of München (DE)

[[:Category:Klaus Oberl�nder of Neubiberg (DE)|Klaus Oberl�nder of Neubiberg (DE)]][[Category:Klaus Oberl�nder of Neubiberg (DE)]]

Georg Duchrau of Preddöhl (DE)

Michael Goessel of Mahlow (DE)

ERROR PROCESSING AND CORRECTION OF ADJACENT 2-BIT ERRORS - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240048159 titled 'ERROR PROCESSING AND CORRECTION OF ADJACENT 2-BIT ERRORS

Simplified Explanation

The proposed solution is a method for processing errors in a sequence of bits. In the error-free case, the sequence of bits forms a codeword of an error code. The error code is based on an h-matrix or can be determined by it. The method involves determining an error syndrome for the sequence of bits and establishing a link between components of the error syndrome and parts of the h-matrix. If the link adopts a predefined value, two adjacent bits in the sequence of bits are corrected.

  • The solution processes errors in a sequence of bits.
  • The error code is based on an h-matrix or can be determined by it.
  • An error syndrome is determined for the sequence of bits.
  • A link is established between components of the error syndrome and parts of the h-matrix.
  • Two adjacent bits in the sequence of bits are corrected if the link adopts a predefined value.

Potential Applications:

  • Error correction in data transmission and storage systems.
  • Fault-tolerant computing systems.
  • Communication systems where error-free transmission is critical.

Problems Solved:

  • Correcting errors in a sequence of bits.
  • Ensuring error-free transmission and storage of data.
  • Improving the reliability and accuracy of communication systems.

Benefits:

  • Increased data integrity and accuracy.
  • Enhanced fault tolerance in computing systems.
  • Improved reliability and efficiency in communication systems.


Original Abstract Submitted

what is proposed is a solution for processing errors in a sequence of bits, wherein the sequence of bits, in the error-free case, forms a codeword of an error code, wherein the error code is based on an h-matrix or is able to be determined thereby, wherein an error syndrome is determined for the sequence of bits, wherein a link is determined between components of the error syndrome and parts of the h-matrix, and wherein two adjacent bits in the sequence of bits are corrected if the link adopts a predefined value.

Retrieved from "http://wikipatents.org/index.php?title=20240048159._ERROR_PROCESSING_AND_CORRECTION_OF_ADJACENT_2-BIT_ERRORS_simplified_abstract_(Infineon_Technologies_AG)&oldid=32873"