18524942. EFFICIENT PROCESSING OF NESTED LOOPS FOR COMPUTING DEVICE WITH MULTIPLE CONFIGURABLE PROCESSING ELEMENTS USING MULTIPLE SPOKE COUNTS simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

EFFICIENT PROCESSING OF NESTED LOOPS FOR COMPUTING DEVICE WITH MULTIPLE CONFIGURABLE PROCESSING ELEMENTS USING MULTIPLE SPOKE COUNTS

Organization Name

Micron Technology, Inc.

Inventor(s)

Douglas Vanesko of Dallas TX (US)

Tony M. Brewer of Plano TX (US)

EFFICIENT PROCESSING OF NESTED LOOPS FOR COMPUTING DEVICE WITH MULTIPLE CONFIGURABLE PROCESSING ELEMENTS USING MULTIPLE SPOKE COUNTS - A simplified explanation of the abstract

This abstract first appeared for US patent application 18524942 titled 'EFFICIENT PROCESSING OF NESTED LOOPS FOR COMPUTING DEVICE WITH MULTIPLE CONFIGURABLE PROCESSING ELEMENTS USING MULTIPLE SPOKE COUNTS

Simplified Explanation

The patent application describes methods, systems, devices, and machine-readable mediums that improve the efficiency of CGRA execution by assigning different initiation intervals to processing elements (PEs) running the same code base. The PEs with lower initiation intervals execute instructions that need to be executed more frequently.

  • Different initiation intervals assigned to PEs executing the same code base
  • Lower initiation interval PEs execute instructions that need to be executed more frequently
  • Initiation intervals may be multiples of each other
  • More efficient CGRA execution achieved by this method

Potential Applications

This technology could be applied in various fields such as:

  • High-performance computing
  • Embedded systems
  • Signal processing applications

Problems Solved

The technology addresses the following issues:

  • Inefficient CGRA execution
  • Uneven distribution of workload among PEs
  • Bottlenecks in processing speed

Benefits

The benefits of this technology include:

  • Improved efficiency in CGRA execution
  • Better utilization of processing resources
  • Enhanced performance in executing repetitive tasks

Potential Commercial Applications

Potential commercial applications of this technology include:

  • Semiconductor industry
  • Cloud computing providers
  • Telecommunications companies

Possible Prior Art

One possible prior art in this field is the use of dynamic scheduling algorithms to optimize the execution of code on CGRAs.

What are the specific initiation intervals used in this method?

The specific initiation intervals used in this method are not mentioned in the abstract. Further details may be provided in the full patent application.

How does this technology compare to traditional CGRA execution methods?

The abstract does not provide a direct comparison to traditional CGRA execution methods. Further information on the performance improvements and efficiency gains compared to traditional methods would be beneficial.


Original Abstract Submitted

Disclosed in some examples, are methods, systems, devices, and machine-readable mediums which provide for more efficient CGRA execution by assigning different initiation intervals to different PEs executing a same code base. The initiation intervals may be a multiple of each other and the PE with the lowest initiation interval may be used to execute instructions of the code that is to be executed at a greater frequency than other instructions than other instructions that may be assigned to PEs with higher initiation intervals.