18463396. MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLING THE SAME simplified abstract (Kioxia Corporation)

From WikiPatents
Jump to navigation Jump to search

MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLING THE SAME

Organization Name

Kioxia Corporation

Inventor(s)

Shinichi Kanno of Ota (JP)

Aurelien Nam Phong Tran of Yokohama (JP)

Yuki Sasaki of Zhubei City (TW)

MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLING THE SAME - A simplified explanation of the abstract

This abstract first appeared for US patent application 18463396 titled 'MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLING THE SAME

Simplified Explanation

The patent application describes a system where a controller in a memory system notifies a host when the memory system is ready after power restoration. The controller selects a block corresponding to a logical address range, rebuilds the latest address translation information based on stored address translation information and an update log, and updates the rebuilt information based on a list of logical addresses corresponding to lost write data.

  • Controller notifies host after power restoration
  • Controller selects block and rebuilds address translation information based on stored data and update log
  • Controller updates rebuilt information based on list of logical addresses corresponding to lost write data

Potential Applications

This technology could be applied in data storage systems, virtual memory systems, and computer memory management systems.

Problems Solved

This technology solves the problem of efficiently managing address translation information in memory systems after power restoration.

Benefits

The benefits of this technology include improved data integrity, faster access to memory, and reduced risk of data loss.

Potential Commercial Applications

Potential commercial applications of this technology include data centers, cloud computing services, and enterprise storage solutions.

Possible Prior Art

One possible prior art for this technology could be systems that manage address translation information in memory systems, but may not specifically address the issue of rebuilding and updating this information after power restoration.

Unanswered Questions

How does this technology impact overall system performance?

This article does not provide information on the potential impact of this technology on the overall performance of the memory system.

Are there any limitations to the scalability of this technology?

The article does not address any potential limitations to the scalability of this technology in larger memory systems or data storage environments.


Original Abstract Submitted

According to one embodiment, in response to restoration of power to a memory system, a controller in the memory system notifies a host that the memory system is ready. When an input/output command specifying a logical address belonging to a logical address range is received, the controller selects a block corresponding to the logical address range and rebuilds, based on address translation information and an update log which are stored in the selected block, the latest address translation information corresponding to the logical address range. The controller updates the rebuilt latest address translation information, based on a list of logical addresses corresponding to lost write data, stored in the selected block.