18459311. SCALABLE I/O VIRTUALIZATION INTERRUPT AND SCHEDULING simplified abstract (Intel Corporation)

From WikiPatents
Jump to navigation Jump to search

SCALABLE I/O VIRTUALIZATION INTERRUPT AND SCHEDULING

Organization Name

Intel Corporation

Inventor(s)

David Puffer of Tempe AZ (US)

Ankur Shah of Folsom CA (US)

Niranjan Cooray of Folsom CA (US)

Bryan White of Folsom CA (US)

Balaji Vembu of Folsom CA (US)

Hema Chand Nalluri of Bengaluru (IN)

Kritika Bala of Folsom CA (US)

SCALABLE I/O VIRTUALIZATION INTERRUPT AND SCHEDULING - A simplified explanation of the abstract

This abstract first appeared for US patent application 18459311 titled 'SCALABLE I/O VIRTUALIZATION INTERRUPT AND SCHEDULING

Simplified Explanation

Embodiments described herein provide techniques to facilitate scalable interrupts and workload submission for a virtualized graphics processor. The techniques include memory-based interrupt reporting and shared work queue submission for multiple software domains.

  • Memory-based interrupt reporting
  • Shared work queue submission for multiple software domains

Potential Applications

The technology described in this patent application could be applied in the following areas:

  • Virtualized graphics processors
  • Cloud computing
  • High-performance computing

Problems Solved

The techniques described in this patent application address the following issues:

  • Scalability of interrupts
  • Efficient workload submission
  • Management of multiple software domains

Benefits

The implementation of the techniques outlined in this patent application offers the following benefits:

  • Improved performance of virtualized graphics processors
  • Enhanced scalability
  • Streamlined workload submission process

Potential Commercial Applications

The technology described in this patent application could have potential commercial applications in:

  • Data centers
  • Gaming industry
  • Virtual reality applications

Possible Prior Art

One possible prior art in this field is the use of interrupt handling techniques in virtualized environments to improve performance and scalability.

Unanswered Questions

How does this technology compare to existing interrupt handling techniques in virtualized environments?

The article does not provide a direct comparison with existing interrupt handling techniques in virtualized environments.

What impact could this technology have on the efficiency of virtualized graphics processors?

The article does not delve into the potential impact of this technology on the efficiency of virtualized graphics processors.


Original Abstract Submitted

Embodiments described herein provide techniques to facilitate scalable interrupts and workload submission for a virtualized graphics processor. The techniques include memory-based interrupt reporting and shared work queue submission for multiple software domains.