18312779. MEMORY CONTROL DEVICE AND REFRESH CONTROL METHOD THEREOF simplified abstract (Samsung Electronics Co., Ltd.)

From WikiPatents
Jump to navigation Jump to search

MEMORY CONTROL DEVICE AND REFRESH CONTROL METHOD THEREOF

Organization Name

Samsung Electronics Co., Ltd.

Inventor(s)

Junyoung Ko of Suwon-si (KR)

Jungmin Bak of Suwon-si (KR)

Changhwi Park of Suwon-si (KR)

MEMORY CONTROL DEVICE AND REFRESH CONTROL METHOD THEREOF - A simplified explanation of the abstract

This abstract first appeared for US patent application 18312779 titled 'MEMORY CONTROL DEVICE AND REFRESH CONTROL METHOD THEREOF

Simplified Explanation

The abstract describes a memory control device that sets a threshold for a memory module based on information associated with the module. It also includes an attack defense circuit that monitors row addresses and identifies aggressor row addresses that exceed the set threshold.

  • Memory control device sets a threshold for a memory module based on module information
  • Attack defense circuit counts input row addresses and identifies aggressor row addresses exceeding the threshold

Potential Applications

  • Cybersecurity systems
  • Data protection in sensitive environments
  • Secure data storage solutions

Problems Solved

  • Preventing unauthorized access to memory modules
  • Enhancing security measures for data storage
  • Detecting and defending against memory-based attacks

Benefits

  • Improved data security
  • Enhanced protection against cyber threats
  • Increased reliability of memory modules


Original Abstract Submitted

A memory control device includes a threshold generating circuit, which is configured to set a first threshold for a first memory module electrically coupled to the memory control device. This first threshold is based on information associated with the first memory module. An attack defense circuit is also provided, which is configured to count an input row address, and decide a row address whose count value exceeds the first threshold among row addresses of the first memory module as an aggressor row address.