18219484. METHODS FOR DETERMINING AND CALIBRATING NON-LINEARITY IN A PHASE INTERPOLATOR AND RELATED DEVICES AND SYSTEMS simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)

From WikiPatents
Jump to navigation Jump to search

METHODS FOR DETERMINING AND CALIBRATING NON-LINEARITY IN A PHASE INTERPOLATOR AND RELATED DEVICES AND SYSTEMS

Organization Name

SAMSUNG ELECTRONICS CO., LTD.

Inventor(s)

Gunjan Mandal of Bengaluru (IN)

Sunil Rajan of Bengaluru (IN)

Raghavendra Molthati of Bengaluru (IN)

METHODS FOR DETERMINING AND CALIBRATING NON-LINEARITY IN A PHASE INTERPOLATOR AND RELATED DEVICES AND SYSTEMS - A simplified explanation of the abstract

This abstract first appeared for US patent application 18219484 titled 'METHODS FOR DETERMINING AND CALIBRATING NON-LINEARITY IN A PHASE INTERPOLATOR AND RELATED DEVICES AND SYSTEMS

Simplified Explanation

Methods and systems are disclosed for determining and calibrating non-linearity in a phase interpolator (PI). The embodiments involve determining the jitter values that cause the bit error rate (BER) of a data sequence to exceed a predefined target BER at different PI codes. The recovered clock, obtained from a data pattern representing the data sequence, is aligned with the data sequence at a first PI code. The second PI code follows or precedes the first PI code. The Differential Non-Linearity (DNL) corresponding to the second PI code is determined based on the phase shift introduced to the recovered clock by the second PI code, along with the first and second jitter values. This process is repeated for all PI codes to determine their respective DNL values. The Integral Non-Linearity (INL) is determined by integrating the DNL values for all PI codes.

  • The invention involves determining and calibrating non-linearity in a phase interpolator.
  • Jitter values are determined to cause the bit error rate of a data sequence to exceed a predefined target BER at different phase interpolator codes.
  • The recovered clock, obtained from a data pattern representing the data sequence, is aligned with the data sequence at a first phase interpolator code.
  • The second phase interpolator code follows or precedes the first phase interpolator code.
  • The Differential Non-Linearity (DNL) corresponding to the second phase interpolator code is determined based on the phase shift introduced to the recovered clock by the second phase interpolator code, along with the first and second jitter values.
  • This process is repeated for all phase interpolator codes to determine their respective DNL values.
  • The Integral Non-Linearity (INL) is determined by integrating the DNL values for all phase interpolator codes.

Potential Applications

  • This technology can be applied in communication systems that use phase interpolators, such as high-speed data transmission systems.
  • It can be used in the design and calibration of phase interpolators in integrated circuits.

Problems Solved

  • Non-linearity in phase interpolators can lead to errors in data transmission, affecting the overall performance of communication systems.
  • The disclosed methods and systems provide a way to determine and calibrate the non-linearity in phase interpolators, allowing for improved accuracy and reliability in data transmission.

Benefits

  • By accurately determining and calibrating the non-linearity in phase interpolators, the bit error rate of data sequences can be effectively controlled and reduced.
  • This leads to improved data transmission performance and reliability in communication systems.
  • The disclosed methods and systems provide a systematic approach to calibrating phase interpolators, ensuring optimal performance in high-speed data transmission applications.


Original Abstract Submitted

Methods and systems for determining and calibrating non-linearity in a phase interpolator. Embodiments determine a first jitter value that causes the bit error rate (BER) of a data sequence to exceed a predefined target BER, when a recovered clock is aligned with the data sequence at a first PI code. The recovered clock is obtained from a data pattern representing the data sequence. Embodiments determine a second jitter value that causes the BER of the data sequence to exceed the predefined target BER at a second PI code. The first PI code may immediately precede or succeed the second PI code. Embodiments determine a Differential Non-Linearity (DNL) corresponding to the second PI code, based on a phase shift introduced to the recovered clock by the second PI code relative to the first PI code, the first jitter value, and the second jitter value. All DNL values corresponding to all PI codes may be determined in a similar manner. An Integral Non-Linearity (INL) may be determined by integrating the DNL corresponding to all PI codes.