17959412. DATA PROTECTION AND RECOVERY simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

DATA PROTECTION AND RECOVERY

Organization Name

Micron Technology, Inc.

Inventor(s)

Marco Sforzin of Cernusco Sul Naviglio (IT)

Paolo Amato of Treviglio (IT)

Joseph M. Mccrate of Boise ID (US)

DATA PROTECTION AND RECOVERY - A simplified explanation of the abstract

This abstract first appeared for US patent application 17959412 titled 'DATA PROTECTION AND RECOVERY

Simplified Explanation

The abstract describes a patent application related to providing RAID protection along with error correction code schemes that can correct errors in data before input to the RAID process or residual errors from the RAID process. The ECC schemes use parity bits generated using a parity matrix to identify the location of data in the memory system.

  • RAID protection combined with error correction code schemes
  • Parity bits generated using a parity matrix for error identification

Potential Applications

The technology can be applied in data storage systems, servers, and other computing devices where data integrity and reliability are crucial.

Problems Solved

1. Data corruption and loss due to errors in data storage systems. 2. Ensuring data integrity and reliability in computing devices.

Benefits

1. Enhanced data protection and error correction capabilities. 2. Improved reliability and integrity of stored data. 3. Redundancy and fault tolerance in data storage systems.

Potential Commercial Applications

Optimizing data storage systems for businesses, cloud computing providers, and data centers.

Possible Prior Art

One possible prior art could be the use of ECC schemes in data storage systems to correct errors and ensure data integrity. Additionally, RAID technology has been widely used for data protection and redundancy in storage systems.

Unanswered Questions

How does the parity matrix improve error correction in RAID systems?

The abstract mentions the use of a parity matrix to generate parity bits for error identification. However, it does not elaborate on the specific mechanism through which the parity matrix enhances error correction in RAID systems.

What are the potential limitations or drawbacks of combining RAID protection with ECC schemes?

While the abstract highlights the benefits of combining RAID protection with ECC schemes, it does not address any potential limitations or drawbacks that may arise from this integration. It would be important to consider any trade-offs or challenges associated with implementing this technology.


Original Abstract Submitted

A redundant array of independent disks (RAID) protection can be provided along with other types of error correction code (ECC) schemes that correct either errors in data prior to the data being input to the RAID process or residual errors from the RAID process. The ECC schemes can utilize parity bits generated using a parity matrix whose bit patterns have an amount of bits that can be used to identify a location of the memory system from which data corresponding to the respective bit pattern is read.