17957836. FABRICATION OF RECONFIGURABLE ARCHITECTURES USING FERROELECTRICS simplified abstract (Intel Corporation)

From WikiPatents
Jump to navigation Jump to search

FABRICATION OF RECONFIGURABLE ARCHITECTURES USING FERROELECTRICS

Organization Name

Intel Corporation

Inventor(s)

Elijah V. Karpov of Portland OR (US)

Sou-Chi Chang of Portland OR (US)

FABRICATION OF RECONFIGURABLE ARCHITECTURES USING FERROELECTRICS - A simplified explanation of the abstract

This abstract first appeared for US patent application 17957836 titled 'FABRICATION OF RECONFIGURABLE ARCHITECTURES USING FERROELECTRICS

Simplified Explanation

The patent application describes an apparatus with logic blocks, input/output blocks, interconnect layers, programmable switches, and a ferroelectric material in a capacitor coupled to transistors.

  • The apparatus includes logic blocks with transistors to implement logic functions.
  • Input/output blocks connect the logic blocks with external components.
  • Interconnect layers with wires and vias conductively couple the logic blocks and input/output blocks.
  • Programmable switches configure connections between the logic blocks and input/output blocks.
  • Ferroelectric material in a capacitor is coupled to the gate or on the gate dielectric of the transistors.

Potential Applications

This technology could be applied in:

  • Integrated circuits
  • Semiconductor devices
  • Memory storage systems

Problems Solved

This technology helps in:

  • Enhancing performance of logic functions
  • Improving connectivity between components
  • Increasing efficiency of data processing

Benefits

The benefits of this technology include:

  • Faster data processing speeds
  • Higher integration density
  • Lower power consumption

Potential Commercial Applications

The potential commercial applications of this technology could be in:

  • Consumer electronics
  • Telecommunications
  • Automotive industry

Possible Prior Art

One possible prior art could be the use of ferroelectric materials in capacitors for memory storage applications.


Original Abstract Submitted

An apparatus is provided which comprises: a plurality of logic blocks comprising transistors on a substrate, the logic blocks to implement logic functions; a plurality of input/output (I/O) blocks connecting the logic blocks with components external to the apparatus; a plurality of interconnect layers comprising wires and vias surrounded by interlayer dielectric above the substrate, the wires and vias conductively coupling the plurality of logic blocks and the plurality of I/O blocks; a plurality of programmable switches to configure connections between the plurality of logic blocks and the plurality of I/O blocks; and a ferroelectric material in a capacitor coupled to the gate or on the gate dielectric itself of one or more of the transistors. Other embodiments are also disclosed and claimed.