17874734. STORAGE DEVICE AND OPERATING METHOD THEREOF simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
Contents
STORAGE DEVICE AND OPERATING METHOD THEREOF
Organization Name
Inventor(s)
STORAGE DEVICE AND OPERATING METHOD THEREOF - A simplified explanation of the abstract
This abstract first appeared for US patent application 17874734 titled 'STORAGE DEVICE AND OPERATING METHOD THEREOF
Simplified Explanation
The abstract describes a storage device that includes a non-volatile memory and a storage controller. The storage controller is connected to the memory through multiple channels, with each channel connected to a specific memory segment. The storage controller is designed to generate parity based on speed information received from a host for data to be written to the memory, and store the parity in one or more memory segments.
- The storage device has a non-volatile memory with multiple memory segments.
- The storage controller is connected to the memory through multiple channels, with each channel associated with a specific memory segment.
- The storage controller generates parity based on speed information received from a host.
- The generated parity is stored in one or more memory segments.
Potential applications of this technology:
- Data storage devices such as solid-state drives (SSDs) or flash drives.
- Cloud storage systems.
- High-performance computing systems.
Problems solved by this technology:
- Improved data reliability and integrity by using parity information.
- Efficient utilization of memory segments by storing parity alongside data.
Benefits of this technology:
- Enhanced data protection and error correction capabilities.
- Improved performance and speed of data storage and retrieval.
- Optimal utilization of memory segments, leading to better storage efficiency.
Original Abstract Submitted
A storage device is provided. A storage device includes a non-volatile memory including a plurality of memory segments, and a storage controller connected to the non-volatile memory through a plurality of channels, each of the plurality of channels connected to a respective one of the plurality of memory segments such that each of the plurality of channels has a respective associated memory segment, wherein the storage controller is configured to generate parity according to speed information received from a host with respect to data to be written to the non-volatile memory and store the parity in at least one of the memory segments.
