17868046. OPTIMAL MEMORY TIERING OF LARGE MEMORY SYSTEMS USING A MINIMAL NUMBER OF PROCESSORS simplified abstract (Dell Products L.P.)

From WikiPatents
Jump to navigation Jump to search

OPTIMAL MEMORY TIERING OF LARGE MEMORY SYSTEMS USING A MINIMAL NUMBER OF PROCESSORS

Organization Name

Dell Products L.P.

Inventor(s)

Stuart Allen Berke of Austin TX (US)

OPTIMAL MEMORY TIERING OF LARGE MEMORY SYSTEMS USING A MINIMAL NUMBER OF PROCESSORS - A simplified explanation of the abstract

This abstract first appeared for US patent application 17868046 titled 'OPTIMAL MEMORY TIERING OF LARGE MEMORY SYSTEMS USING A MINIMAL NUMBER OF PROCESSORS

Simplified Explanation

The abstract of the patent application describes an information handling system that includes a Compute Express Link (CXL) multi-port controller (MPC) and multiple processors with memory modules. The CXL MPC is connected to the processors and also has its own memory modules, creating a common cache coherency domain.

  • The patent application is for an information handling system with a CXL MPC and multiple processors.
  • The first processor is connected to the CXL MPC via a first CXL port, and the second processor is connected via a second CXL port.
  • The CXL MPC has its own memory modules, in addition to the memory modules connected to the processors.
  • The memory modules of the first processor, second processor, and CXL MPC form a common cache coherency domain.

Potential applications of this technology:

  • High-performance computing systems that require efficient memory access and cache coherency.
  • Data centers and server farms where multiple processors need to share data and maintain cache consistency.
  • Virtualization environments where multiple virtual machines need to access shared memory resources.

Problems solved by this technology:

  • Ensures cache coherency between multiple processors and the CXL MPC, preventing data inconsistencies and errors.
  • Improves memory access and data sharing efficiency in multi-processor systems.
  • Simplifies memory management and reduces the complexity of cache coherency protocols.

Benefits of this technology:

  • Enhanced performance and scalability in multi-processor systems.
  • Improved data integrity and reliability by maintaining cache coherency.
  • Simplified system architecture and memory management for easier development and maintenance.


Original Abstract Submitted

An information handling system includes a compute express link (CXL) multi-port controller (MPC). A first processor includes first memory modules coupled to the first processor. A second processor includes second memory modules coupled to the second processor. The CXL MPC is coupled via a first CXL port to the first processor and is coupled via a second CXL port to the second processor. The CXL MPC includes third memory modules coupled to the CXL MPC. The first memory modules, the second memory modules, and the third memory modules comprise a common cache coherency domain.

Retrieved from "http://wikipatents.org/index.php?title=17868046._OPTIMAL_MEMORY_TIERING_OF_LARGE_MEMORY_SYSTEMS_USING_A_MINIMAL_NUMBER_OF_PROCESSORS_simplified_abstract_(Dell_Products_L.P.)&oldid=30234"