17835834. SYNCHRONIZED SYSTEM-ON-CHIP TELEMETRY AGGREGATION AND BUFFERING simplified abstract (Microsoft Technology Licensing, LLC)

From WikiPatents
Jump to navigation Jump to search

SYNCHRONIZED SYSTEM-ON-CHIP TELEMETRY AGGREGATION AND BUFFERING

Organization Name

Microsoft Technology Licensing, LLC

Inventor(s)

Richard Gerard Hofmann of Cary NC (US)

Maya Subhadra of Portland OR (US)

Ajay Kesava Chandran of Beaverton OR (US)

SYNCHRONIZED SYSTEM-ON-CHIP TELEMETRY AGGREGATION AND BUFFERING - A simplified explanation of the abstract

This abstract first appeared for US patent application 17835834 titled 'SYNCHRONIZED SYSTEM-ON-CHIP TELEMETRY AGGREGATION AND BUFFERING

Simplified Explanation

The present disclosure describes a technique for synchronized telemetry aggregation and buffering in a system-on-chip (SoC). This technique involves receiving telemetry data associated with the operation of multiple processor cores in the SoC during different epochs. The received telemetry data is analyzed to determine if it corresponds to an incomplete set of data for a particular epoch. If an incomplete set is detected, a message is sent to the controllers of the processor cores to modify the operations related to telemetry data collection.

  • The technique involves receiving telemetry data from multiple processor cores in a system-on-chip (SoC).
  • The telemetry data is received for different epochs, representing different time periods.
  • The received telemetry data is analyzed to determine if it is an incomplete set for a particular epoch.
  • If an incomplete set is detected, a message is sent to the controllers of the processor cores to modify telemetry data collection operations.

Potential Applications

  • This technique can be applied in various SoC designs where synchronized telemetry data collection is required.
  • It can be used in systems that rely on accurate and synchronized telemetry data for performance analysis and optimization.
  • The technique can be beneficial in debugging and troubleshooting complex SoC architectures.

Problems Solved

  • The technique solves the problem of incomplete telemetry data collection in a synchronized manner.
  • It ensures that all necessary telemetry data for a particular epoch is collected and available for analysis.
  • By modifying telemetry data collection operations, it helps in improving the accuracy and reliability of performance analysis.

Benefits

  • The technique provides a synchronized approach to telemetry data aggregation and buffering.
  • It helps in identifying and addressing incomplete telemetry data collection in real-time.
  • By ensuring complete telemetry data sets, it enables accurate performance analysis and optimization of SoC designs.


Original Abstract Submitted

Embodiments of the present disclosure include techniques for synchronized telemetry aggregation and buffering in a system-on-chip (SoC). A first set of telemetry data associated with operation of a plurality of processor cores of the SoC during a first epoch is received. A second set of telemetry data associated with operation of the plurality of processor cores during a second epoch is received. The first set of telemetry data is determined as corresponding to an incomplete set of telemetry data for the first epoch. A message is transmitted to one or more controllers of the plurality of processor cores to modify operations associated with telemetry data collection as a result of the determination.