17448543. ON-CHIP NETWORK ANALYZER simplified abstract (QUALCOMM Incorporated)

From WikiPatents
Jump to navigation Jump to search

ON-CHIP NETWORK ANALYZER

Organization Name

QUALCOMM Incorporated

Inventor(s)

Jeremy Goldblatt of Encinitas CA (US)

Chinmaya Mishra of San Diego CA (US)

ON-CHIP NETWORK ANALYZER - A simplified explanation of the abstract

This abstract first appeared for US patent application 17448543 titled 'ON-CHIP NETWORK ANALYZER

Simplified Explanation

The abstract describes an integrated circuit that can measure the impedance presented to a transmitter path. It includes a directional coupler, a power amplifier, a power detector, a reference signal generator, and a vector modulator.

  • The integrated circuit has a directional coupler with different ports for input, through, coupled, and isolation.
  • It includes a power amplifier that is connected to the input port of the directional coupler.
  • A power detector is used to measure the output levels from the coupled and isolation ports of the directional coupler.
  • A reference signal generator is connected to the isolation port of the directional coupler.
  • A vector modulator is used to adjust the phase of the signal generated by the power amplifier.

Potential applications of this technology:

  • Wireless communication systems
  • Radar systems
  • Satellite communication systems
  • Radio frequency (RF) testing and measurement equipment

Problems solved by this technology:

  • Accurate measurement of impedance presented to a transmitter path
  • Efficient power amplification and modulation
  • Precise adjustment of phase in the signal generation process

Benefits of this technology:

  • Improved performance and reliability of wireless communication systems
  • Enhanced accuracy in impedance measurement
  • Increased efficiency in power amplification and modulation
  • More precise control over the phase of the generated signal


Original Abstract Submitted

An integrated circuit operable to measure an impedance presented to a transmitter path of the integrated circuit and a method thereof are provided. The integrated circuit includes a directional coupler that has an input port, a through port, a coupled port, and an isolation port. The integrated circuit also includes a power amplifier coupled to the input port of the directional coupler, a power detector configured to measure output levels from the coupled port and the isolation port of the directional coupler, a reference signal generator coupled to the isolation port of the directional coupler, and a vector modulator configured to adjust a phase of a signal generated from the power amplifier.