18052469. MEMORY DEVICE DETECTING WEAKNESS OF OPERATION PATTERN AND METHOD OF OPERATING THE SAME simplified abstract (SAMSUNG ELECTRONICS CO., LTD.)
MEMORY DEVICE DETECTING WEAKNESS OF OPERATION PATTERN AND METHOD OF OPERATING THE SAME
Organization Name
Inventor(s)
MEMORY DEVICE DETECTING WEAKNESS OF OPERATION PATTERN AND METHOD OF OPERATING THE SAME - A simplified explanation of the abstract
This abstract first appeared for US patent application 18052469 titled 'MEMORY DEVICE DETECTING WEAKNESS OF OPERATION PATTERN AND METHOD OF OPERATING THE SAME
Simplified Explanation
The patent application describes a memory device and method for detecting weaknesses in an operation pattern. Here is a simplified explanation of the abstract:
- The memory device stores address information and activation count information for a specific number of word lines in a register.
- When a first word line is activated, the device stores its address information and activation count information in an entry from which information is evicted.
- The device generates weakness information based on the number of evictions performed on the register during a specific period.
Potential applications of this technology:
- Memory optimization: The memory device can help identify weaknesses in the operation pattern of word lines, allowing for better memory allocation and optimization.
- Performance improvement: By detecting weaknesses, the device can help improve the overall performance of memory operations.
Problems solved by this technology:
- Weakness detection: The memory device addresses the problem of identifying weaknesses in the operation pattern of word lines, which can lead to inefficient memory usage and performance degradation.
- Memory optimization: By detecting weaknesses, the device helps solve the problem of suboptimal memory allocation and utilization.
Benefits of this technology:
- Improved memory efficiency: By detecting weaknesses, the device allows for better memory allocation and utilization, leading to improved efficiency.
- Enhanced performance: By optimizing memory operations, the device helps improve the overall performance of memory systems.
Original Abstract Submitted
Provided are a memory device for detecting a weakness of an operation pattern and a method of operating the same. The method includes: storing address information and activation count information regarding N word lines from among the plurality of word lines in a register including N entries; based on activation of a first word line different from the N word lines, storing address information and activation count information regarding the first word line in an entry from which information is evicted from among the N entries; and generating first weakness information based on a number of evictions performed on the register during a first period.
