17831344. FIFO MEMORY ERROR CONDITION DETECTION simplified abstract (Micron Technology, Inc.)

From WikiPatents
Revision as of 05:50, 11 December 2023 by Wikipatents (talk | contribs) (Creating a new page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

FIFO MEMORY ERROR CONDITION DETECTION

Organization Name

Micron Technology, Inc.

Inventor(s)

Lance P. Johnson of Saint Paul MN (US)

FIFO MEMORY ERROR CONDITION DETECTION - A simplified explanation of the abstract

This abstract first appeared for US patent application 17831344 titled 'FIFO MEMORY ERROR CONDITION DETECTION

Simplified Explanation

The abstract describes an apparatus that includes circuitry and a FIFO memory. The circuitry includes a write pointer that operates at a certain rate, while a read pointer operates at a different rate. The apparatus also includes third circuitry that detects errors in the FIFO memory based on the positions of the write and read pointers.

  • The apparatus includes circuitry for managing a FIFO memory.
  • The write pointer of the FIFO memory operates at a specific rate.
  • The read pointer of the FIFO memory operates at a different rate.
  • The apparatus includes third circuitry that detects errors in the FIFO memory.
  • The error detection is based on the positions of the write and read pointers.

Potential Applications

  • Data storage and retrieval systems
  • Communication systems
  • Real-time data processing systems

Problems Solved

  • Ensures accurate and reliable data transfer between different circuitry components.
  • Detects and alerts for errors in the FIFO memory.

Benefits

  • Improves data integrity and reliability.
  • Facilitates efficient data transfer between different components.
  • Enables real-time error detection and troubleshooting.


Original Abstract Submitted

An apparatus can include first circuitry coupled to a FIFO memory. The first circuitry can provide a write pointer of the FIFO memory at a first rate. Second circuitry can be coupled to the FIFO memory. The second circuitry can provide a read pointer of the FIFO memory at a second rate that is different from the first rate. Third circuitry can be coupled to the first and second circuitries. The third circuitry can provide an indication of an error condition of the FIFO memory based on the write pointer and the read pointer.