Difference between revisions of "Micron Technology, Inc. patent applications published on November 9th, 2023"
Wikipatents (talk | contribs) |
Wikipatents (talk | contribs) (Creating a new page) |
||
Line 1: | Line 1: | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
==Patent applications for Micron Technology, Inc. on November 9th, 2023== | ==Patent applications for Micron Technology, Inc. on November 9th, 2023== | ||
Revision as of 05:52, 13 November 2023
Contents
- 1 Patent applications for Micron Technology, Inc. on November 9th, 2023
- 1.1 ADAPTIVE MEDIA MANAGEMENT FOR MEMORY SYSTEMS (17739755)
- 1.2 FREQUENCY REGULATION FOR MEMORY MANAGEMENT COMMANDS (17662187)
- 1.3 MEMORY MANAGEMENT PROCEDURES FOR WRITE BOOST MODE (17630113)
- 1.4 REUSING OR REPURPOSING MICROELECTRONIC DEVICES, AND ASSOCIATED METHODS, DEVICES, AND SYSTEMS (17661973)
- 1.5 DISTRIBUTED POWER UP FOR A MEMORY SYSTEM (17737539)
- 1.6 MULTI-PARTITION FILE SYSTEM FOR STORING VIDEO STREAMS IN A MANAGED NON-VOLATILE MEMORY DEVICE (17842197)
- 1.7 MEMORY READ CALIBRATION BASED ON MEMORY DEVICE-ORIGINATED METADATA CHARACTERIZING VOLTAGE DISTRIBUTIONS (17735458)
- 1.8 CONFIGURABLE BUFFERED I/O FOR MEMORY SYSTEMS (17735583)
- 1.9 ENABLING MULTIPLE DATA CAPACITY MODES AT A MEMORY SUB-SYSTEM (18349849)
- 1.10 BOOT PROCESSES FOR STORAGE SYSTEMS (17661983)
- 1.11 CUSTOM ERROR RECOVERY IN SELECTED REGIONS OF A DATA STORAGE DEVICE (18352613)
- 1.12 PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER (17597985)
- 1.13 TECHNIQUES FOR A FRAGMENT CURSOR (17633523)
- 1.14 MEMORY WRITE PERFORMANCE TECHNIQUES (17633525)
- 1.15 VALIDITY MAPPING TECHNIQUES (17630453)
- 1.16 STORING A LOGICAL-TO-PHYSICAL MAPPING IN NAND MEMORY (18223843)
- 1.17 PULSE BASED MULTI-LEVEL CELL PROGRAMMING (17740069)
- 1.18 TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT (17629600)
- 1.19 SEMICONDUCTOR DEVICE HAVING POWER CONTROL CIRCUIT (17740200)
- 1.20 APPARATUSES AND METHODS FOR COMPENSATED SENSE AMPLIFIER WITH CROSS COUPLED N-TYPE TRANSISTORS (17662198)
- 1.21 APPARATUSES FOR SENSE AMPLIFIER VOLTAGE CONTROL (17737999)
- 1.22 CORRECTIVE READS WITH IMPROVED RECOVERY FROM DATA RETENTION LOSS (18142112)
- 1.23 TECHNIQUES FOR MULTI-LEVEL MEMORY CELL PROGRAMMING (17740062)
- 1.24 PARTIAL BLOCK HANDLING IN A NON-VOLATILE MEMORY DEVICE (17739741)
- 1.25 MEMORY PROGRAMMING USING CONSECUTIVE COARSE-FINE PROGRAMMING OPERATIONS OF THRESHOLD VOLTAGE DISTRIBUTIONS (18138551)
- 1.26 MEMORY SYSTEMS WITH FLEXIBLE ERASE SUSPEND-RESUME OPERATIONS, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS (17739789)
- 1.27 MANAGING SUB-BLOCK ERASE OPERATIONS IN A MEMORY SUB-SYSTEM (18224179)
- 1.28 REDUCING PROGRAMMING DISTURBANCE IN MEMORY DEVICES (18195181)
- 1.29 ERROR CHECK FUNCTIONALITY VERIFICATION USING KNOWN ERRORS (17738600)
- 1.30 SELF-REPAIR VERIFICATION (17735528)
- 1.31 MICROELECTRONIC DEVICES INCLUDING VERTICAL INVERTERS, AND ELECTRONIC SYSTEMS (17661979)
- 1.32 FINFET ISOLATION DEVICE AND METHOD (17738521)
- 1.33 HYBRID LOOP UNROLLED DECISION FEEDBACK EQUALIZER ARCHITECTURE (17736802)
- 1.34 OPTIMIZATION OF DATA ACCESS AND COMMUNICATION IN MEMORY SYSTEMS (18351991)
- 1.35 SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME (17740064)
- 1.36 Integrated Circuitry And Method Used In Forming A Memory Array Comprising Strings Of Memory Cells (18218496)
Patent applications for Micron Technology, Inc. on November 9th, 2023
ADAPTIVE MEDIA MANAGEMENT FOR MEMORY SYSTEMS (17739755)
Main Inventor
Zhenming Zhou
FREQUENCY REGULATION FOR MEMORY MANAGEMENT COMMANDS (17662187)
Main Inventor
Bryan David Kerstetter
MEMORY MANAGEMENT PROCEDURES FOR WRITE BOOST MODE (17630113)
Main Inventor
Xing Wang
REUSING OR REPURPOSING MICROELECTRONIC DEVICES, AND ASSOCIATED METHODS, DEVICES, AND SYSTEMS (17661973)
Main Inventor
Srinivasa Anuradha Bulusu
DISTRIBUTED POWER UP FOR A MEMORY SYSTEM (17737539)
Main Inventor
Giuseppe Cariello
MULTI-PARTITION FILE SYSTEM FOR STORING VIDEO STREAMS IN A MANAGED NON-VOLATILE MEMORY DEVICE (17842197)
Main Inventor
Lei PAN
MEMORY READ CALIBRATION BASED ON MEMORY DEVICE-ORIGINATED METADATA CHARACTERIZING VOLTAGE DISTRIBUTIONS (17735458)
Main Inventor
Dung Viet Nguyen
CONFIGURABLE BUFFERED I/O FOR MEMORY SYSTEMS (17735583)
Main Inventor
Jose Rey C. De Luna
ENABLING MULTIPLE DATA CAPACITY MODES AT A MEMORY SUB-SYSTEM (18349849)
Main Inventor
Fangfang Zhu
BOOT PROCESSES FOR STORAGE SYSTEMS (17661983)
Main Inventor
Sourin SARKAR
CUSTOM ERROR RECOVERY IN SELECTED REGIONS OF A DATA STORAGE DEVICE (18352613)
Main Inventor
Alex Frolikov
PERFORMANCE BENCHMARK FOR HOST PERFORMANCE BOOSTER (17597985)
Main Inventor
Bin Zhao
TECHNIQUES FOR A FRAGMENT CURSOR (17633523)
Main Inventor
Xu Zhang
MEMORY WRITE PERFORMANCE TECHNIQUES (17633525)
Main Inventor
Bin Zhao
VALIDITY MAPPING TECHNIQUES (17630453)
Main Inventor
Xing Wang
STORING A LOGICAL-TO-PHYSICAL MAPPING IN NAND MEMORY (18223843)
Main Inventor
Sanjay Subbarao
PULSE BASED MULTI-LEVEL CELL PROGRAMMING (17740069)
Main Inventor
Hernan A. Castro
TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT (17629600)
Main Inventor
Jie Yang
SEMICONDUCTOR DEVICE HAVING POWER CONTROL CIRCUIT (17740200)
Main Inventor
Kazuhiro Yoshida
APPARATUSES AND METHODS FOR COMPENSATED SENSE AMPLIFIER WITH CROSS COUPLED N-TYPE TRANSISTORS (17662198)
Main Inventor
Jiyun Li
APPARATUSES FOR SENSE AMPLIFIER VOLTAGE CONTROL (17737999)
Main Inventor
Sang-Kyun Park
CORRECTIVE READS WITH IMPROVED RECOVERY FROM DATA RETENTION LOSS (18142112)
Main Inventor
Huai-Yuan Tseng
TECHNIQUES FOR MULTI-LEVEL MEMORY CELL PROGRAMMING (17740062)
Main Inventor
Innocenzo Tortorelli
PARTIAL BLOCK HANDLING IN A NON-VOLATILE MEMORY DEVICE (17739741)
Main Inventor
Zhongguang Xu
MEMORY PROGRAMMING USING CONSECUTIVE COARSE-FINE PROGRAMMING OPERATIONS OF THRESHOLD VOLTAGE DISTRIBUTIONS (18138551)
Main Inventor
Huai-Yuan Tseng
MEMORY SYSTEMS WITH FLEXIBLE ERASE SUSPEND-RESUME OPERATIONS, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS (17739789)
Main Inventor
Pitamber Shukla
MANAGING SUB-BLOCK ERASE OPERATIONS IN A MEMORY SUB-SYSTEM (18224179)
Main Inventor
Kalyan Chakravarthy Kavalipurapu
REDUCING PROGRAMMING DISTURBANCE IN MEMORY DEVICES (18195181)
Main Inventor
Aaron Yip
ERROR CHECK FUNCTIONALITY VERIFICATION USING KNOWN ERRORS (17738600)
Main Inventor
Francesco Lupo
SELF-REPAIR VERIFICATION (17735528)
Main Inventor
Takuya Tamano
MICROELECTRONIC DEVICES INCLUDING VERTICAL INVERTERS, AND ELECTRONIC SYSTEMS (17661979)
Main Inventor
Kamal M. Karda
FINFET ISOLATION DEVICE AND METHOD (17738521)
Main Inventor
Neng-Kuo Chen
HYBRID LOOP UNROLLED DECISION FEEDBACK EQUALIZER ARCHITECTURE (17736802)
Main Inventor
Jennifer E. Taylor
OPTIMIZATION OF DATA ACCESS AND COMMUNICATION IN MEMORY SYSTEMS (18351991)
Main Inventor
Parag R. Maharana
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME (17740064)
Main Inventor
Yuki Munetaka
Integrated Circuitry And Method Used In Forming A Memory Array Comprising Strings Of Memory Cells (18218496)
Main Inventor
John D. Hopkins