Difference between revisions of "SYSTEM AND MEMORY WITH CONFIGURABLE ERROR-CORRECTION CODE (ECC) DATA PROTECTION AND RELATED METHODS: abstract simplified (18322997)"
Jump to navigation
Jump to search
Wikipatents (talk | contribs) (Creating a new page) |
Wikipatents (talk | contribs) (Creating a new page) |
||
| Line 1: | Line 1: | ||
| − | The abstract describes a system error-correction code function for a memory apparatus. The apparatus includes a memory | + | The abstract describes a system error-correction code function for a memory apparatus. The apparatus includes a memory with two portions, a first portion and a second portion. In the first mode, the memory stores and outputs data in both portions. The first portion is addressed by a first address, and the second portion is addressed by a second address. In the second mode, the memory receives error-correction code (ECC) data from a host through a non-data connection. The data is stored in the first portion of the memory array, and the ECC data is stored in the second portion based on the first address. |
Revision as of 16:12, 1 October 2023
The abstract describes a system error-correction code function for a memory apparatus. The apparatus includes a memory with two portions, a first portion and a second portion. In the first mode, the memory stores and outputs data in both portions. The first portion is addressed by a first address, and the second portion is addressed by a second address. In the second mode, the memory receives error-correction code (ECC) data from a host through a non-data connection. The data is stored in the first portion of the memory array, and the ECC data is stored in the second portion based on the first address.
