Difference between revisions of "Hybrid Compute-in-Memory: abstract simplified (17695824)"

From WikiPatents
Jump to navigation Jump to search
(Creating a new page)
(Creating a new page)
Line 1: Line 1:
−
A compute-in-memory array is a technology that combines computing and memory functions in a single chip. In this case, the array is used to implement a filter for a specific layer in a neural network.
+
A compute-in-memory array is a technology that combines computing and memory functions in a single chip. In this case, the array is designed to implement a filter for a specific layer in a neural network.
  
−
The filter operates on a set of activation bits and filter weight bits. These bits represent the input data and the weights associated with the filter, respectively. The filter performs a multiplication operation between each activation bit and its corresponding filter weight bit.
+
The filter operates by multiplying activation bits (binary values indicating the presence or absence of a signal) with filter weight bits (binary values representing the strength of the filter) for each channel in a set of channels. This multiplication process is performed using a charge accumulation method, which involves storing and accumulating electric charge in a group of capacitors.
  
−
The filter is designed to process multiple channels of data simultaneously. Each channel represents a different aspect or feature of the input data. The filter applies the multiplication operation to each channel independently.
+
Once the charge accumulation is complete, the accumulated charge is converted into digital form (digitized) to produce the output of the filter. This output can then be used in subsequent stages of the neural network for further processing or analysis.
−
 
 
−
To perform the multiplication, the filter utilizes a charge accumulation mechanism. This mechanism involves a set of capacitors that store and accumulate electrical charge. The activation bits and filter weight bits are used to control the charging and discharging of these capacitors.
 
−
 
 
−
Once the charge accumulation process is complete, the accumulated charge is digitized. This means that the analog charge values are converted into digital values. The digitized output represents the result of the filter operation for the given input data.
 
−
 
 
−
Overall, this compute-in-memory array provides an efficient and integrated solution for implementing a filter in a neural network layer. It leverages capacitors for charge accumulation and digitization to achieve the desired filtering functionality.
 

Revision as of 16:13, 1 October 2023

A compute-in-memory array is a technology that combines computing and memory functions in a single chip. In this case, the array is designed to implement a filter for a specific layer in a neural network.

The filter operates by multiplying activation bits (binary values indicating the presence or absence of a signal) with filter weight bits (binary values representing the strength of the filter) for each channel in a set of channels. This multiplication process is performed using a charge accumulation method, which involves storing and accumulating electric charge in a group of capacitors.

Once the charge accumulation is complete, the accumulated charge is converted into digital form (digitized) to produce the output of the filter. This output can then be used in subsequent stages of the neural network for further processing or analysis.

Retrieved from "http://wikipatents.org/index.php?title=Hybrid_Compute-in-Memory:_abstract_simplified_(17695824)&oldid=359"