View source for 18529105. METHODS AND APPARATUS TO SYNCHRONIZE DEVICES simplified abstract (Texas Instruments Incorporated)

=METHODS AND APPARATUS TO SYNCHRONIZE DEVICES=


==Organization Name==

[[:Category:Texas Instruments Incorporated|Texas Instruments Incorporated]]


[[Category:Texas Instruments Incorporated]]

==Inventor(s)==

[[:Category:Tomas Motos of Hamar (NO)|Tomas Motos of Hamar (NO)]][[Category:Tomas Motos of Hamar (NO)]]

==METHODS AND APPARATUS TO SYNCHRONIZE DEVICES - A simplified explanation of the abstract==


This abstract first appeared for US patent application 18529105 titled 'METHODS AND APPARATUS TO SYNCHRONIZE DEVICES

==Simplified Explanation==

The patent application describes a method and system for synchronizing devices using an access address generator, selector, and analyzer to generate and identify access addresses based on specific criteria.

* Access address generator cryptographically generates a first bit sequence.
* Access address selector reads first and second portions of the first bit sequence.
* Access address analyzer identifies first and second access addresses based on autocorrelation functions.

== Potential Applications ==
This technology could be applied in:
* Wireless communication systems
* IoT devices
* Network security protocols

== Problems Solved ==
This technology helps in:
* Secure device synchronization
* Efficient data transmission
* Preventing unauthorized access

== Benefits ==
The benefits of this technology include:
* Enhanced security
* Improved data transmission reliability
* Simplified device pairing processes

== Potential Commercial Applications ==
This technology could be used in:
* Mobile devices
* Smart home systems
* Industrial automation

== Possible Prior Art ==
Prior art related to this technology may include:
* Synchronization methods in wireless networks
* Cryptographic key generation techniques

== Unanswered Questions ==
=== How does this technology handle potential interference in the synchronization process? ===
The patent application does not provide details on how the system mitigates interference from external sources during synchronization.

=== What is the computational overhead of the access address analyzer in identifying access addresses? ===
The patent application does not discuss the computational resources required for the access address analyzer to identify access addresses based on autocorrelation functions.


==Original Abstract Submitted==

Sequences to synchronize devices and related methods are disclosed herein including an access address generator to cryptographically generate a first bit sequence, an access address selector to read a first portion of the first bit sequence and read a second portion of the first bit sequence, the second portion different than the first portion, an access address analyzer to identify a first access address from a first section of the first portion based on a first criteria, the first criteria a function of a first autocorrelation function and identify a second access address from a second section of the second portion based on a second criteria, the second criteria a function of a second autocorrelation function.



[[Category:H04W12/50]]
[[Category:H04L9/06]]
[[Category:H04W4/80]]
[[Category:H04W56/00]]